It is unusual to receive Completions TLPswith status other than successful completion, so the likelihood of experiencing this issue is low. This issue is fixed in v1.03a, which will be released in ISE 14.1 software.Prior to the ISE 14.1 software release, if this issue is a concern, please open a case with Xilinx support and refer to this answer record.
Revision History
03/05/2012 - Initial Release
NOTE:The "Version Found" columnlists the version in which the problem was firstdiscovered. The problem might also exist in earlier versions, but no specific testing has been performedto verify earlier versions.
Answer Number | 问答标题 | 问题版本 | 已解决问题的版本 |
---|---|---|---|
45988 | AXI Bridge for PCI Express - 1 DW Write Transactions on the AXI4 Slave interface create malformed TLPs when using a 32-bit AXI data width | N/A | N/A |
AR# 46623 | |
---|---|
日期 | 05/20/2012 |
状态 | Active |
Type | 已知问题 |
IP |