2. 技术支持
  3. AR# 45648: Virtex-7, Kintex-7 - Using KC705 or VC707 "Board Configuration Setting" in GTX IBERT uses an incorrect I/O Standard for the system clock

AR# 45648

|

Virtex-7, Kintex-7 - Using KC705 or VC707 "Board Configuration Setting" in GTX IBERT uses an incorrect I/O Standard for the system clock

描述

When I use one of the KC705 or VC707 "Board Configuration Settings" in the GTX IBERT core (Kintex-7 or Virtex-7 devices), an incorrect I/O Standard is selected for the system clock.

解决方案

This issue only affects users who use IBERT under the following conditions:

  • Using ChipScope tool versions 13.1, 13.2, 13.3, 13.4, or 14.1
  • Targeting a KC705 or VC707 development board
  • Using one of the KC705 or VC707 "Board Configuration Settings" when generating the GTX IBERT core

The 200 MHz oscillator that is on the KC705 and VC707 development boards uses a LVDS_25 I/O Standard. The KC705 and VC707 Board Configuration Setting automatically selects a DIFF_SSTL standard, which is incorrect.

To work around the issue, manually select the LVDS_25 setting for the system clock instead of DIFF_SSTL to ensure proper operation of the IBERT design.

This issue is scheduled to be fixed in ChipScope tool version 14.2.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
47769 14.x ChipScope Pro and 2012.x Vivado Debug - Known Issues for the 14.x ChipScope Pro and 2012.x Vivado Debug tools N/A N/A
45934 Kintex-7 FPGA KC705 Evaluation Kit - Known Issues and Release Notes Master Answer Record N/A N/A

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
45934 Kintex-7 FPGA KC705 Evaluation Kit - Known Issues and Release Notes Master Answer Record N/A N/A
AR# 45648
日期 07/17/2012
状态 Active
Type 已知问题
器件
Tools More Less
Boards & Kits
People Also Viewed