You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
Solutions
Products
Company
Solutions
Products
Company
Solutions by Technology
AI Inference Acceleration
Back
AI Inference Acceleration
Why Xilinx AI
Xilinx AI Solutions
Get Started with Xilinx AI
App Store
Back
App Store
App Store Overview
Alveo Data Center Accelerator Apps
Kria System-on-Modules Apps
App Store Account Management
Networking
Video AI Analytics
Video Transcoding
Solutions by Industry
Aerospace & Defense
Back
Aerospace & Defense
Overview
Avionics & UAV
Digital RADAR/EW
MilCom & SatCom
Space
Automotive
Back
Automotive
Overview
ADAS
Automated Driving
18luck mx
In-Vehicle
Broadcast & Pro A/V
Back
Broadcast & Pro A/V
Overview
188新利app
Cameras
Converters & KVM
Encoders & Decoders
Professional Audio Systems
Professional Displays & Signage
18luck
Routers & Switchers
18luck fyi
Transmitters & Modulators
Video Conferencing
Video Processing Card
Consumer Electronics
Back
Consumer Electronics
Overview
AV & Entertainment
Printers
Home & Lifestyle
Data Center
Back
Data Center
Overview
Computational Storage
Database & Data Analytics
Financial Technology
High Performance Computing
Networking
Video & Image Processing
Emulation & Prototyping
Back
Emulation & Prototyping
Overview
ASIC Emulation in Action
FPGA-Based Prototyping
Industrial & Vision
Back
Industrial
Overview
3D Printers & Additive Manufacturing
Human Machine Interface
I/O Modules & Smart Sensors
IIoT Gateways & Edge Appliances
Industrial Control with IIoT Edge Nodes
Machine Vision
Drives & Motor Control
Robotics
Smart Grid
Trains & Railways
Smart Security
Healthcare & Sciences
Back
Healthcare / Medical
Overview
Clinical Defibrillators & Automated External Defibrillators
Diagnostic & Clinical Endoscopy Processing
Healthcare AI
Medical Imaging with CT, MRI & PET
Medical Imaging with Ultrasound
Multi-parameter Patient Monitors & ECGs
Other Medical Equipment
Robot-assisted Surgery
Safety, Security & Partner Solutions
Test & Measurement
Back
Test & Measurement
Overview
Semiconductor Automated Test Equipment
Test & Measurement Instrumentation
Wired & Wireless Testers
Wired & Wireless Communications
Back
Wired & Wireless Communications
Overview
Network Security
Telco Acceleration
Telecommunications
Wireless
Solutions
Products
Company
Product Categories
Devices
Back
Devices
Explore Silicon Devices
ACAPs
FPGAs & 3D ICs
SoCs, MPSoCs, & RFSoCs
Cost-Optimized Portfolio
Accelerators
Back
Accelerators
Data Center Accelerator Cards
Computational Storage
Telco Accelerator
System-on-Modules (SOMs)
Back
System-on-Modules (SOMs)
SOM Overview
Kria System-on-Modules
Kria SOM Resources
App Store for Kria SOMs
Getting Started with Kria Vision AI SOM
What is a System-on-Module (SOM)?
Evaluation Boards & Kits
Back
Evaluation Boards & Kits
Explore Boards & Kits
Evaluation Boards
FPGA Mezzanine Cards
Board and Kit Accessories
Ethernet Adapters
Back
Ethernet Adapters
Alveo SN1000 SmartNIC
Alveo U25 SmartNIC
NIC X2 Series Offload
NIC 8000 Series Offload
Software Development
Back
Software Development Tools
Vitis™ Software Platform
Vitis™ AI
Vitis™ Video Analytics SDK
Vitis™ Accelerated Libraries
Vitis™ Model Composer
Legacy Tools
Software Development Resources
Developer Site
Xilinx Accelerator Program
Xilinx Community Portal
Reference Apps
Hardware Development
Back
Hardware Development Tools
Vivado® ML
Intellectual Property
Vitis™ Model Composer
Hardware Development Resources
Developer Site
Silicon Evaluation Boards
Design Hubs
Embedded Development
Back
Embedded Development
Embedded Software & Ecosystem
Xilinx Wiki Design Examples
Xilinx GitHub
Xilinx Community Portal
Core Technologies
Back
Core Technologies
Explore All Core Technologies
3D ICs
AI Engine
Configuration Solutions
Connectivity
Design Security
DSP
Dynamic Function eXchange
Ethernet
Functional Safety
High Speed Serial
Machine Learning
Memory
MIPI Connectivity for Imaging
PCI Express
Power Efficiency
Processing Solutions
RF Sampling
Signal Integrity
System Monitor and XADC
App Store
Back
App Store
App Store Overview
Alveo Data Center Accelerator Apps
Kria System-on-Modules Apps
App Store Account Management
Product Exploration
Product Support
Back
Product Support
Product Licensing
App Store - Account Management
Licensing Solution Center
Licensing FAQ's
Downloads
Documentation
Product Return
Authorized Distributers
Contact Sales
Power & Thermal
Quality & Reliability
Powered By Xilinx
Developer Site
Solutions
Products
Company
Support & Services
Support
Back
Support Community
Support Home
Knowledge Base
Documentation
Support Community
Product Return
Design Hubs
Versal ACAP Design Process Documentation
Downloads & Licensing
Services
Back
Services
Training
Downloads & Licensing
Product Return
University Program
Partner Design Services
Careers
Company
Back
Company
Company Overview
Management Team
Investor Relations
Xilinx Ventures
Community Engagement
Corporate Responsibility
Corporate Briefing Center
Careers
Partners
Back
Partners
Xilinx Partner Program Overview
Partner Program Details
Explore Partner Solutions
Accelerator & Developer Programs
Contact Us
Back
Contact Us
Contact Xilinx
Contact Sales
Corporate Locations
Authorized Distributors
Community
Developer Site
Newsroom
Webinars
Video Portal
Powered By Xilinx
Xilinx Blogs
Events
Support Community
Shopping Cart
Sub Total
Shipping
Calculated at Checkout
Tax
Calculated at Checkout
Secure Checkout
Your cart is empty
Looks like you have no items in your shopping cart.
Click here
to continue shopping
Account
Login | Register
Sign Out
Shopping Cart
Search
All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Search
Support
Design Hubs
Vivado 2021.2 - I/O and Clock Planning
Vivado 2021.2 - I/O and Clock Planning
Choose version:
2021.1
2020.2
2020.1
2019.2
2019.1
Introduction
Date
UG945 -
Vivado Design Suite Tutorial: Using Constraints
10/27/2021
UG949 -
Board and Device Planning Methodology
08/18/2021
I/O Planning Overview
09/07/2012
7 Series Clocking Resources
Creating Basic Clock Constraints
07/26/2012
Designing with UltraScale Memory IP
09/16/2014
Using IO In Native Mode vs Component Mode
03/15/2016
PG150 -
Creating a Memory Interface Design using Vivado MIG
10/22/2021
UG895 -
Using the Vivado Design Suite Board Flow
10/27/2021
Key Concepts
Date
Advanced Clock Constraints and Analysis
12/18/2012
Creating Generated Clock Constraints
10/29/2012
Working with Constraint Sets
07/24/2012
UG903 -
I/O Constraints
07/15/2021
UG912 -
IO_BUFFER_TYPE Property
09/16/2021
UG912 -
IOB Property
09/16/2021
UG912 -
IOSTANDARD Property
09/16/2021
UG912 -
PACKAGE_PIN Property
09/16/2021
UG903 -
Defining Clocks
07/15/2021
UG912 -
CLOCK_BUFFER_TYPE Property
09/16/2021
UG912 -
CLOCK_ROOT Property
09/16/2021
UG898 -
Designing with the MIG Core
11/24/2020
UG899 -
Pin Planning with UltraScale Device Memory Controllers
06/16/2021
UG994 -
Using the Board Flow in IP Integrator
10/27/2021
UG895 -
Board Interface File
10/27/2021
Additional Learning Materials
Additional Learning Materials
Vivado Design Suite
Date
UG899 -
Vivado Design Suite User Guide: I/O and Clock Planning
06/16/2021
UG903 -
Vivado Design Suite User Guide: Using Constraints
07/15/2021
UG912 -
Vivado Design Suite Properties Reference Guide
09/16/2021
UG835 -
Vivado Design Suite Tcl Command Reference Guide
10/22/2021
UltraScale Architecture
Date
UG583 -
PCB Design User Guide
06/03/2021
UG571 -
SelectIO Resources User Guide
10/22/2021
UG572 -
Clocking Resources User Guide
08/25/2021
UG576 -
GTH Transceivers User Guide
08/18/2021
UG573 -
Memory Resources User Guide
09/24/2021
7 Series Devices
Date
UG483 -
PCB Design Guide
05/21/2019
UG471 -
SelectIO Resources User Guide
05/08/2018
UG472 -
Clocking Resources User Guide
07/30/2018
UG476 -
GTX/GTH Transceivers User Guide
08/14/2018
UG586 -
Memory Interface Solutions User Guide
04/04/2018
Zynq-7000 SoC
Date
UG933 -
PCB Design Guide
03/14/2019
UG585 -
Technical Reference Manual
04/02/2021
UG586 -
Memory Interface Solutions User Guide
04/04/2018
Training
Date
Designing FPGAs Using the Vivado Design Suite
Support Resources
Support Resources
Frequently Asked Questions (FAQ)
Date
UG949 -
When Do I Assign I/O Constraints?
11/30/2016
AR46504 -
How Do I Use the Clocking Wizard with 7 Series Devices?
AR61075 -
What Is the Recommended Flow for Creating Multiple MIG Interfaces Within a Single Design?
AR61304 -
What Are the Clocking Guidelines and Requirements for MIG IP for UltraScale devices?
AR55734 -
How Do I Display the I/O Planning View Layout?
AR55697 -
How Do I Calculate the Package Flight Time for My Device Using Vivado?
Forums
Date
Support Community
Vivado Design Suite Product Page
Design Hubs Home Page
Feedback
Close