General Description: Is there an option to disable carry logic when synthesizing HDL for XC4000, Spartan and Virtex architectures?
解决方案
There is no way to disable the inference of carry logic when synthesizing arithmetic functions using FPGA Express. As long as arithmetic operators are used in your HDL code, carry logic will be inferred.