2. 技术支持
  3. AR# 6701: VERILOG-XL - How do I run simulation with Verilog-XL?
  4. AR# 67013: 2016.1 - compile_simlib fails with 3-4 errors for all simulators when the -ise_install_path option is used

AR# 67013

|

2016.1 - compile_simlib fails with 3-4 errors for all simulators when the -ise_install_path option is used

描述

I want to simulate the old ISE blocks in addition to the Vivado parts. Therefore I add a -ise_install_path switch to the compile_simlib command to compile legacy libraries (6 Series and older devices) along with the current 7 Series and UltraScale libraries.

For example:

compile_simlib -directory questa -ise_install_path /proj/xbuilds/14.7_daily_latest/installs/lin64/14.7/ISE_DS/ISE

In Vivado 2016.1, compile_simlib does not complete successfully:

*  pl4_v13_0_8                            | vhdl     | pl4_v13_0_8                            | 1        | 0      
*  g709_rs_decoder_v2_2_2                 | vhdl     | g709_rs_decoder_v2_2_2                 | 1        | 0      
*  g709_fec_v2_2_3                        | vhdl     | g709_fec_v2_2_3                        | 1        | 0      
*  g975_efec_i7_v2_0_12                   | vhdl     | g975_efec_i7_v2_0_12                   | 1        | 0    

ERROR: [Vivado 12-3591] compile_simlib failed to compile for questasim with 4 errors.

 

 

All other simulators fail with 3 or 4 similar errors.

解决方案

This is a known issue in Vivado 2016.1.

The compile_simlib command with -ise_install_path is not working for Four IPs.

For more details on this switch, please refer to (Xilinx Answer 64056).

This issue is fixed in Vivado 2016.3.

AR# 67013
日期 09/23/2016
状态 Active
Type 已知问题
Tools
People Also Viewed