To work around this issue, import these IP after the new project is created, which will preserve their internal parameters.
This issue will be resolved in a future release of the Xilinx Design Tools.
AR# 56426 | |
---|---|
日期 | 07/01/2013 |
状态 | Archive |
Type | 综合文章 |
Tools |