To work aroundthis issue, you must change the ports of GTXE2 module instantiation.
GTXE2_CHANNEL Instantiation
In the \example_design\transceiver\gtxwizard_gt.v/vhd file:
Change:
'CPLL_RXOUT_DIV'
To:
'RXOUT_DIV'
and...
Change:
'CPLL_TXOUT_DIV'
To:
'TXOUT_DIV'
Answer Number | 问答标题 | 问题版本 | 已解决问题的版本 |
---|---|---|---|
42615 | Design Advisory for 7 Series FPGA Transceivers - GTX Port Name Changes in ISE 13.2 Software | N/A | N/A |
AR# 42672 | |
---|---|
日期 | 12/15/2012 |
状态 | Archive |
Type | 综合文章 |
IP |