2. 技术支持
  3. AR# 3357: M1.4 Map - Incorrect mapping leads to DRC warning about component pin with no signal attached.
  4. AR# 33575: Spartan-6 FPGA - JTAG Configuration Setup For Designs Using GTPs

AR# 33575

|

Spartan-6 FPGA - JTAG Configuration Setup For Designs Using GTPs

描述

The Spartan-6 FPGA GTP does not start during JTAG configuration. This issue is listed in the Spartan-6 FPGA errata for General ES devices. The following solutions can be used for JTAG configuration of the Spartan-6 FPGA when GTPs are used in the FPGA.

This issue is limited only to the ES devices. It is fixed in the Spartan-6 Production devices.

Formore FPGA Device Specific Issues and other Configuration Related Articles, see(Xilinx Answer 34104).

解决方案

Solution 1

Use the iMPACT tool to load the bit file via JTAG with a special environment variable setting. Set the following environment variable:

set XIL_CONFIG_USE_ISC_DISABLE=true

And use iMPACT tool 11.3 or later to configure the FPGA via JTAG.


Solution 2

Use the ChipScope tool to load the bit file via JTAG with a special environment variable setting. Set the following environment variable:

set XIL_CONFIG_USE_ISC_DISABLE=true

And use the ChipScope tool 11.3 or later to configure the FPGA via JTAG.


Solution 3

Use the System ACE CF tool to configure the FPGA and use the iMPACT tool with a special environment variable setting to generate the ACE configuration file. Set the following environment variable:

set XIL_CONFIG_USE_ISC_DISABLE=true

And use the iMPACT tool 11.3 or later to generate the ACE file for the System ACE CF solution.


Solution 4

Use the STARTUP_SPARTAN6 primitive with external reference clock within the FPGA design. Instantiate the STARTUP_SPARTAN6 primitive in the FPGA design. Connect a free-running clock from an FPGA pin to the CLK input port of the STARTUP_SPARTAN6 primitive. The clock must have a frequency between 50 MHz to 100 MHz. Select the bitstream generator option StartUpClk:UserClk.

NOTE: Solution 4 is only applicable for JTAG configuration. The bitstream generator option StartUpClk:UserClk is not supported for non-JTAG configuration methods when a GTP transceiver is used in the applicable devices listed. For non-JTAG configuration methods, select the default bitstream generator option StartUpClk:CCLK.

链接问答记录

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
34104 Xilinx Configuration Solution Center - Configuration Design Assistant N/A N/A
33475 Virtex-6 FPGA GTX Transceiver - Known Issues and Answer Record List N/A N/A
33302 LogiCORE IP XAUI v9.1 and v9.1 rev1 - Release Notes and Known Issues for ISE Design Suite 11.3 and 11.5 N/A N/A
AR# 33575
日期 12/15/2012
状态 Active
Type 综合文章
器件
Tools More Less
People Also Viewed