LogiCORE IP CPRI v8.0

PB012 October 2, 2013 **Product Brief**

Introduction

The LogiCORE™ IP Common Packet Radio Interface (CPRI™) core is a high-performance, low-cost flexible solution for implementation of the CPRI interface. This core uses state-of-the-art Zynq®-7000 All Programmable SoC, Virtex®-7, Kintex®-7 and Artix®-7 device GTXE2, GTPE2 and GTHE2 transceivers to implement the Physical Layer. A compact and customizable Data Link Layer is implemented in the FPGA logic.

Additional Documentation

A product guide is available for this core. Access to this material can be requested by going to the CPRI Documentation Lounge.

Features

- Designs implemented on Zynq-7000, Virtex-7 and Kintex-7 devices operate at line rates of 614.4, 1228.8, 2457.6, 3072, 4915.2, 6144 and 9830.4 Mb/s using GTXE2 or GTHE2 transceivers
- Designs implemented on Artix-7 devices operate at line rates of 614.4, 1228.8, 2457.6, 3072, 4915.2, and 6144 Mb/s using GTPE2 transceivers

LogiCORE IP Facts	
Core Specifics	
Supported Device Family(1)	Zynq-7000(2), Virtex-7, Kintex-7, Artix-7(3)
Supported User Interfaces	Generic data, status, configuration and management interfaces. AXI4-Lite management interface
Provided with Core	
Design Files	Encrypted RTL
Example Design	VHDL
Test Bench	VHDL
Constraints File	XDC
Simulation Models	VHDL, Verilog
Supported S/W Drivers	N/A
Tested Design Flows(4)	
Design Entry	Vivado® Design Suite
Simulation(5)	For supported simulators, see the Xilinx Design Tools: Release Notes Guide.
Synthesis	Vivado Synthesis
Support	
Provided by Xilinx @ www.xilinx.com/support	

1. For a complete list of supported devices, see Vivado IP catalog.
2. Excludes the Zynq-7000 010 and 020 devices.
3. Excludes the Artix-7 20SL, 35SL, 50SL and 75SL devices along with the 100T device in CSG324 and FTG256 packages.
4. For the supported versions of the tool, see the Xilinx Design Tools: Release Notes Guide.
5. Requires a Verilog LRM-IEEE 1364-2005 encryption-compliant simulator. For VHDL simulation, a mixed HDL license is required.

Features (continued)

- Suitable for use in both Radio Equipment Controllers (RECs) and Radio Equipment (RE), including multi-hop systems
- UTRA-FDD I/Q module supporting 1 to 48 Antenna-Carriers per core
- Automatic speed negotiation
- Supports both Fast (Ethernet) and Slow High-Level Data Link Control (HDLC) Control and Management (C&M) channels per *CPRI Specification v5.0*.
- Designed to *CPRI Specification v5.0*
- Can be configured as master or slave at generation time
- Master core can be switched to operate as a slave through a configuration port
- Easy-to-use interface for in-phase (I) and quadrature-phase (Q) data and synchronization
- Supports vendor-specific data transport
- Delay measurement capability meets CPRI Requirement 21 per *CPRI Specification v5.0*.

Overview

The CPRI core implements Layer 1 and Layer 2 of the CPRI specification in Zynq-7000, Virtex-7, Kintex-7, and Artix-7 devices. The CPRI core provides these client-side interfaces.

- **I/Q Interface.** Consists of a stream of radio data (I/Q samples) that is synchronized to the Universal Mobile Telecommunications System (UMTS) radio frame pulse.
- **Synchronization Interface.** Provides the means for the client logic to synchronize to the network time by transmitting the UMTS radio frame pulse and clock frequency.
- **High-Level Data Link Control (HDLC) Interface.** Transports management information between master and slave. The HDLC interface is serialized and synchronous.
- **Ethernet Interface.** When configured to support speeds of up to 3072 Mb/s, the Ethernet interface is presented as a Media Independent Interface (MII); this allows a 100 Mbit Ethernet Media Access Controller (MAC) to be attached to the core to provide a high-speed channel for management information. When speeds of up to 4915.2 Mb/s, 6144 Mb/s or 9830.4 Mb/s are supported a Gigabit Media Independent Interface (GMII) option is available. This allows a 1 Gbit Ethernet MAC to be attached to the core. The core includes an Ethernet frame buffer in both transmit and receive directions. Optionally the frame buffering can be removed from the core. In this case the Ethernet data is presented on an AXI4-Stream interface and frame buffering should be implemented outside the core.
- **Vendor-Specific Data Interface.** Provides client logic access to the vendor-specific sub-channels in the CPRI stream.
- **Management Interface.** Provides control and status registers that allow management of the entire design from a supervisory processor. An AXI4-Lite option is available.

The architecture of the core is shown in Figure 1. In addition to the interfaces described previously, the core contains these blocks:

- **Status/Alarm Block.** Reflects the internal state of the core and the state of the link.
- **Start-up Sequencer.** Performs line-rate negotiation and Control and Management (C&M) parameter negotiation at link start-up. This block continuously monitors the state of the link and sends the status to the alarm block.
- **UMTS Terrestrial Radio Access - Frequency Division Duplexing (UTRA FDD) I/Q Module:** A pluggable I/Q module to support multiplexing and demultiplexing of I/Q samples in UTRA FDD systems (shown in Figure 1).
- **Evolved UMTS Terrestrial Radio Access (E-UTRA) I/Q Module**: A pluggable I/Q module to support multiplexing and demultiplexing of I/Q samples in E-UTRA systems (not shown in Figure 1).
- **Legacy raw I/Q Module**: A pluggable I/Q Module for backward compatibility with the raw interfacing timing for v1.x CPRI cores (not shown in Figure 1).



Figure 1: **CPRI Top-Level Block Diagram**

References

To search for Xilinx documentation, go to www.xilinx.com/support.

1. *CPRI Specification v5.0*, September 21, 2011
2. *IEEE Standard 802.3-2005*
3. *AXI Reference Guide* (UG761)
4. *Vivado Design Suite User Guide: Designing with IP* (UG896)

Support

Xilinx provides technical support for this LogiCORE IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices not listed in the documentation, or if customized beyond that allowed in the product documentation, or if any changes are made to the sections marked DO NOT MODIFY.

Licensing and Ordering Information

This Xilinx LogiCORE IP module is provided under the terms of the Xilinx Core License Agreement. For full access to all core functionalities in simulation and in hardware, you must purchase a license for the core. Contact your local Xilinx sales representative for information about pricing and availability of Xilinx LogiCORE IP.

For more information about obtaining a license, see the CPRI product page.

See the CPRI Documentation Lounge for registration.

Information about this and other Xilinx LogiCORE IP modules is available at the Xilinx Intellectual Property page. For information on pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your local Xilinx sales representative.

Related Information

Xilinx products are not intended for use in life-support appliances, devices, or systems. Use of a Xilinx product in such application without the written consent of the appropriate Xilinx officer is prohibited.

Revision History

Date	Version	Revision
07/25/2012	1.0	Initial Xilinx release. Replaces ds611. Data sheet information was incorporated into the new product guide, pg056.
12/18/2012	2.0	Updated for ISE Design Suite 14.4, Vivado Design Suite 2012.4, and core version 6.1.
03/20/2013	3.0	Updated for Vivado Design Suite and core version 7.0. Removed all ISE design tools and architectures not supported for Vivado.
10/02/2013	8.0	• Revision number advanced to 8.0 to align with core version number. • Added option to bypass the Ethernet frame buffers

Notice of Disclaimer