Resource Utilization for Zynq Ultrascale+ RF Data Converter v2.5

Vivado Design Suite Release 2021.1

Interpreting the results

This page contains resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Zynq UltraScale+

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
ADC0_Sampling_Rate
ADC0_Refclk_Freq
ADC0_Outclk_Freq
ADC0_Fabric_Freq
ADC0_Multi_Tile_Sync
ADC_Slice00_Enable
ADC_Data_Type00
ADC_Mixer_Type00
ADC_Mixer_Mode00
ADC_Slice01_Enable
ADC_Data_Type01
ADC_Decimation_Mode01
ADC_Mixer_Type01
ADC_Mixer_Mode01
ADC_NCO_Freq01
ADC_Slice02_Enable
ADC_Data_Type02
ADC_Decimation_Mode02
ADC_Mixer_Type02
ADC_Mixer_Mode02
ADC_NCO_Freq02
ADC_Slice03_Enable
ADC_Data_Type03
ADC_Decimation_Mode03
ADC_Mixer_Type03
ADC_Mixer_Mode03
ADC_NCO_Freq03
ADC1_Enable
ADC1_Sampling_Rate
ADC1_Refclk_Freq
ADC1_Outclk_Freq
ADC1_Fabric_Freq
ADC1_Multi_Tile_Sync
ADC_Slice10_Enable
ADC_Data_Type10
ADC_Decimation_Mode10
ADC_Mixer_Type10
ADC_Mixer_Mode10
ADC_Slice11_Enable
ADC_Data_Type11
ADC_Decimation_Mode11
ADC_Mixer_Type11
ADC_Mixer_Mode11
ADC_NCO_Freq11
ADC_Slice12_Enable
ADC_Data_Type12
ADC_Decimation_Mode12
ADC_Mixer_Type12
ADC_Mixer_Mode12
ADC_NCO_Freq12
ADC_Slice13_Enable
ADC_Data_Type13
ADC_Decimation_Mode13
ADC_Mixer_Type13
ADC_Mixer_Mode13
ADC_NCO_Freq13
ADC2_Enable
ADC2_Sampling_Rate
ADC2_Refclk_Freq
ADC2_Outclk_Freq
ADC2_Fabric_Freq
ADC2_Multi_Tile_Sync
ADC_Slice20_Enable
ADC_Data_Type20
ADC_Decimation_Mode20
ADC_Mixer_Type20
ADC_Mixer_Mode20
ADC_Slice21_Enable
ADC_Data_Type21
ADC_Decimation_Mode21
ADC_Mixer_Type21
ADC_Mixer_Mode21
ADC_NCO_Freq21
ADC_Slice22_Enable
ADC_Data_Type22
ADC_Decimation_Mode22
ADC_Mixer_Type22
ADC_Mixer_Mode22
ADC_NCO_Freq22
ADC_Slice23_Enable
ADC_Data_Type23
ADC_Decimation_Mode23
ADC_Mixer_Type23
ADC_Mixer_Mode23
ADC_NCO_Freq23
ADC3_Enable
ADC3_Sampling_Rate
ADC3_Refclk_Freq
ADC3_Outclk_Freq
ADC3_Fabric_Freq
ADC3_Multi_Tile_Sync
ADC_Slice30_Enable
ADC_Data_Type30
ADC_Decimation_Mode30
ADC_Mixer_Type30
ADC_Mixer_Mode30
ADC_Slice31_Enable
ADC_Data_Type31
ADC_Decimation_Mode31
ADC_Mixer_Type31
ADC_Mixer_Mode31
ADC_Slice32_Enable
ADC_Data_Type32
ADC_Decimation_Mode32
ADC_Mixer_Type32
ADC_Mixer_Mode32
ADC_NCO_Freq32
ADC_Slice33_Enable
ADC_Data_Type33
ADC_Decimation_Mode33
ADC_Mixer_Type33
ADC_Mixer_Mode33
ADC_NCO_Freq33
DAC0_Enable
DAC0_PLL_Enable
DAC0_Fabric_Freq
DAC0_Multi_Tile_Sync
DAC0_Clock_Source
DAC0_Clock_Dist
DAC_Slice00_Enable
DAC_Interpolation_Mode00
DAC_Mixer_Type00
DAC_Mixer_Mode00
DAC_Slice01_Enable
DAC_Interpolation_Mode01
DAC_Mixer_Type01
DAC_Mixer_Mode01
DAC_Slice02_Enable
DAC_Interpolation_Mode02
DAC_Mixer_Type02
DAC_Mixer_Mode02
DAC_Slice03_Enable
DAC_Interpolation_Mode03
DAC_Mixer_Type03
DAC_Mixer_Mode03
DAC1_Enable
DAC1_Fabric_Freq
DAC1_Multi_Tile_Sync
DAC1_Clock_Source
DAC_Slice10_Enable
DAC_Interpolation_Mode10
DAC_Mixer_Type10
DAC_Mixer_Mode10
DAC_Slice11_Enable
DAC_Interpolation_Mode11
DAC_Mixer_Type11
DAC_Mixer_Mode11
DAC_Slice12_Enable
DAC_Interpolation_Mode12
DAC_Mixer_Type12
DAC_Mixer_Mode12
DAC_Slice13_Enable
DAC_Interpolation_Mode13
DAC_Mixer_Type13
DAC_Mixer_Mode13
DAC2_Enable
DAC2_Fabric_Freq
DAC2_Multi_Tile_Sync
DAC2_Clock_Source
DAC2_Clock_Dist
DAC_Slice20_Enable
DAC_Interpolation_Mode20
DAC_Mixer_Type20
DAC_Mixer_Mode20
DAC_Slice21_Enable
DAC_Slice22_Enable
DAC_Interpolation_Mode22
DAC_Mixer_Type22
DAC_Mixer_Mode22
DAC_Slice23_Enable
DAC3_Enable
DAC3_Fabric_Freq
DAC3_Multi_Tile_Sync
DAC3_Clock_Source
DAC_Slice30_Enable
DAC_Interpolation_Mode30
DAC_Mixer_Type30
DAC_Mixer_Mode30
DAC_Slice31_Enable
DAC_Slice32_Enable
DAC_Interpolation_Mode32
DAC_Mixer_Type32
DAC_Mixer_Mode32
DAC_Slice33_Enable
Fixed clocks (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xczu29dr ffvf1760 -2 all_tiles_2g_mts 500.000 true 1 2 0 true 1 1 2 0 0 true 1 1 2 0 true 1 1 2 0 0 1 500.000 true true 1 1 2 0 true 1 1 2 0 0 true 1 1 2 0 true 1 1 2 0 0 1 500.000 true true 1 1 2 0 false 0.0 1 500.000 true true 1 1 1 0 1 400.000 true true 2 2 0 true 2 2 0 true 2 2 0 true 2 2 0 1 400.000 true true 2 2 0 true 2 2 0 true 2 2 0 true 2 2 0 1 400.000 true true 2 2 0 1 400.000 true true 2 2 0 DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX=250 DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX=250 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX=31 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX=31 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX=31 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX=31 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX=31 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX=31 DUT/inst/my_ip_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX=50 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX=50 DUT/inst/my_ip_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX=50 DUT/inst/my_ip_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX=50 adc0_clk_p=2000 adc1_clk_p=2000 adc2_clk_p=2000 adc3_clk_p=2000 dac0_clk_p=6410 dac1_clk_p=6410 dac2_clk_p=6410 dac3_clk_p=6410 m0_axis_aclk=500 m1_axis_aclk=500 m2_axis_aclk=500 m3_axis_aclk=500 s0_axis_aclk=400 s1_axis_aclk=400 s2_axis_aclk=400 s3_axis_aclk=400 s_axi_aclk=100 19419 11605 0 0 0 PRODUCTION 1.29 12-02-2020
xczu29dr ffvf1760 -2 all_tiles_default_2g true true true true true true true true true true true true true true true true true true true true true true true true DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX=250 DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX=250 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX=31 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX=31 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX=31 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX=31 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX=31 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX=31 DUT/inst/my_ip_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX=50 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX=50 DUT/inst/my_ip_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX=50 DUT/inst/my_ip_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX=50 adc0_clk_p=2000 adc1_clk_p=2000 adc2_clk_p=2000 adc3_clk_p=2000 dac0_clk_p=6410 dac1_clk_p=6410 dac2_clk_p=6410 dac3_clk_p=6410 m0_axis_aclk=250 m1_axis_aclk=250 m2_axis_aclk=250 m3_axis_aclk=250 s0_axis_aclk=400 s1_axis_aclk=400 s2_axis_aclk=400 s3_axis_aclk=400 s_axi_aclk=100 5627 4306 0 0 0 PRODUCTION 1.29 12-02-2020
xczu28dr ffve1156 -2LV all_tiles_default_4g true true true true true true true true true true true true true true true true DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX=16 DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX=16 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX=16 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX=16 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX=16 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX=16 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX=16 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX=16 DUT/inst/my_ip_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX=50 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX=50 adc0_clk_p=2000 adc1_clk_p=2000 adc2_clk_p=2000 adc3_clk_p=2000 dac0_clk_p=6410 dac1_clk_p=6410 m0_axis_aclk=250 m1_axis_aclk=250 m2_axis_aclk=250 m3_axis_aclk=250 s0_axis_aclk=400 s1_axis_aclk=400 s_axi_aclk=100 4514 3474 0 0 0 PRODUCTION 1.29 12-02-2020
xczu28dr ffve1156 -2 all_tiles_default_4g_mts 4.0 4000.000 31.250 500.000 true 1 2 0 1 2 0 true 1 1 2 0 0 true 1 1 2 0 0 1 4.0 4000.000 31.250 500.000 true true 1 1 2 0 true 1 1 2 0 true 1 1 2 0 0 true 1 1 2 0 0 1 4.0 4000.000 31.250 500.000 true true 1 1 2 0 true 1 1 2 0 true 1 1 2 0 0 true 1 1 2 0 0 1 4.0 4000.000 31.250 500.000 true true 1 1 2 0 true 1 1 2 0 true 1 1 2 0 0 true 1 1 2 0 0 1 400.000 true true 2 2 0 true 2 2 0 true 2 2 0 true 2 2 0 1 400.000 true true 2 2 0 true 2 2 0 true 2 2 0 true 2 2 0 DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX=31 DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX=31 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX=31 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX=31 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX=31 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX=31 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX=31 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX=31 DUT/inst/my_ip_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX=50 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX=50 adc0_clk_p=4000 adc1_clk_p=4000 adc2_clk_p=4000 adc3_clk_p=4000 dac0_clk_p=6410 dac1_clk_p=6410 m0_axis_aclk=500 m1_axis_aclk=500 m2_axis_aclk=500 m3_axis_aclk=500 s0_axis_aclk=400 s1_axis_aclk=400 s_axi_aclk=100 19310 10717 0 0 0 PRODUCTION 1.29 12-02-2020
xczu28dr ffve1156 -2LV default_config DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX=16 DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX=16 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX=100 DUT/inst/my_ip_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX=100 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX=100 adc0_clk_p=2000 m0_axis_aclk=250 s_axi_aclk=100 2528 2397 0 0 0 PRODUCTION 1.29 12-02-2020
xczu49dr ffvf1760 -2 gen3_all_tiles_2g_mts 500.000 true 1 2 0 true 1 1 2 0 0 true 1 1 2 0 true 1 1 2 0 0 1 500.000 true true 1 1 2 0 true 1 1 2 0 0 true 1 1 2 0 true 1 1 2 0 0 1 500.000 true true 1 1 2 0 false 0.0 1 500.000 true true 1 1 1 0 1 400.000 true true 2 2 0 true 2 2 0 true 2 2 0 true 2 2 0 1 400.000 true true 2 2 0 true 2 2 0 true 2 2 0 true 2 2 0 1 400.000 true true 2 2 0 1 400.000 true true 2 2 0 DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX=250 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX=31 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX=31 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX=31 DUT/inst/my_ip_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX=50 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX=50 DUT/inst/my_ip_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX=50 DUT/inst/my_ip_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX=50 adc0_clk_p=2000 adc1_clk_p=2000 adc2_clk_p=2000 adc3_clk_p=2000 dac0_clk_p=6410 dac1_clk_p=6410 dac2_clk_p=6410 dac3_clk_p=6410 m0_axis_aclk=500 m1_axis_aclk=500 m2_axis_aclk=500 m3_axis_aclk=500 s0_axis_aclk=400 s1_axis_aclk=400 s2_axis_aclk=400 s3_axis_aclk=400 s_axi_aclk=100 9293 6148 0 0 0 ADVANCED 1.01 03-03-2020
xczu49dr ffvf1760 -2 gen3_all_tiles_default_2g true true true true true true true true true true true true true true true true true true true true true true true true DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX=250 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX=31 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX=31 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX=31 DUT/inst/my_ip_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX=50 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX=50 DUT/inst/my_ip_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX=50 DUT/inst/my_ip_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX=50 adc0_clk_p=2000 adc1_clk_p=2000 adc2_clk_p=2000 adc3_clk_p=2000 dac0_clk_p=6410 dac1_clk_p=6410 dac2_clk_p=6410 dac3_clk_p=6410 m0_axis_aclk=250 m1_axis_aclk=250 m2_axis_aclk=250 m3_axis_aclk=250 s0_axis_aclk=400 s1_axis_aclk=400 s2_axis_aclk=400 s3_axis_aclk=400 s_axi_aclk=100 8549 5359 0 0 0 ADVANCED 1.01 03-03-2020
xczu48dr ffve1156 -2LVI gen3_all_tiles_default_4g true true true true true true true true 4 1 true true 4 true true 6 1 true true 6 true true DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX=16 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX=16 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX=16 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX=16 DUT/inst/my_ip_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX=50 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX=50 DUT/inst/my_ip_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX=50 DUT/inst/my_ip_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX=50 adc0_clk_p=2000 adc1_clk_p=2000 adc2_clk_p=2000 adc3_clk_p=2000 dac0_clk_p=6410 dac2_clk_p=6410 m0_axis_aclk=250 m1_axis_aclk=250 m2_axis_aclk=250 m3_axis_aclk=250 s0_axis_aclk=400 s1_axis_aclk=400 s2_axis_aclk=400 s3_axis_aclk=400 s_axi_aclk=100 8546 5449 0 0 0 ADVANCED 1.01 03-03-2020
xczu48dr ffve1156 -2 gen3_all_tiles_default_4g_mts 4.0 4000.000 31.250 500.000 true 1 2 0 1 2 0 true 1 1 2 0 0 true 1 1 2 0 0 1 4.0 4000.000 31.250 500.000 true true 1 1 2 0 true 1 1 2 0 true 1 1 2 0 0 true 1 1 2 0 0 1 4.0 4000.000 31.250 500.000 true true 1 1 2 0 true 1 1 2 0 true 1 1 2 0 0 true 1 1 2 0 0 1 4.0 4000.000 31.250 500.000 true true 1 1 2 0 true 1 1 2 0 true 1 1 2 0 0 true 1 1 2 0 0 1 400.000 true 4 1 true 2 2 0 true 2 2 0 1 400.000 true 4 true 2 2 0 true 2 2 0 1 400.000 true 6 1 true 2 2 0 true 2 2 0 1 400.000 true 6 true 2 2 0 true 2 2 0 DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX=31 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX=31 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX=31 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX=31 DUT/inst/my_ip_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX=50 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX=50 DUT/inst/my_ip_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX=50 DUT/inst/my_ip_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX=50 adc0_clk_p=4000 adc1_clk_p=4000 adc2_clk_p=4000 adc3_clk_p=4000 dac0_clk_p=6410 dac2_clk_p=6410 m0_axis_aclk=500 m1_axis_aclk=500 m2_axis_aclk=500 m3_axis_aclk=500 s0_axis_aclk=400 s1_axis_aclk=400 s2_axis_aclk=400 s3_axis_aclk=400 s_axi_aclk=100 9682 6426 0 0 0 ADVANCED 1.01 03-03-2020
xczu49dr ffvf1760 -2 gen3_single_ADC_2g_part true DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX=250 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX=100 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX=100 DUT/inst/my_ip_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX=100 DUT/inst/my_ip_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX=100 adc0_clk_p=2000 m0_axis_aclk=250 s_axi_aclk=100 4216 3734 0 0 0 ADVANCED 1.01 03-03-2020
xczu49dr ffvf1760 -2 gen3_single_DAC_2g_part false true DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX=50 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX=100 DUT/inst/my_ip_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX=100 DUT/inst/my_ip_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX=100 dac0_clk_p=6410 s0_axis_aclk=400 s_axi_aclk=100 3876 3580 0 0 0 ADVANCED 1.01 03-03-2020
xczu48dr ffve1156 -2LVI gen3_single_DAC_4g_part false true DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX=50 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX=100 DUT/inst/my_ip_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX=100 DUT/inst/my_ip_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX=100 dac0_clk_p=6410 s0_axis_aclk=400 s_axi_aclk=100 3857 3585 0 0 0 ADVANCED 1.01 03-03-2020
xczu49dr ffvf1760 -2 gen3_single_DAC_PLL_2g_part false true true DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX=50 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX=100 DUT/inst/my_ip_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX=100 DUT/inst/my_ip_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX=100 dac0_clk_p=400 s0_axis_aclk=400 s_axi_aclk=100 3911 3623 0 0 0 ADVANCED 1.01 03-03-2020
xczu29dr ffvf1760 -2 single_ADC_2g_part true DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX=250 DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX=250 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX=100 DUT/inst/my_ip_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX=100 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX=100 DUT/inst/my_ip_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX=100 DUT/inst/my_ip_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX=100 adc0_clk_p=2000 m0_axis_aclk=250 s_axi_aclk=100 3049 2938 0 0 0 PRODUCTION 1.29 12-02-2020
xczu29dr ffvf1760 -2 single_DAC_2g_part false true DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX=100 DUT/inst/my_ip_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX=50 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX=100 DUT/inst/my_ip_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX=100 DUT/inst/my_ip_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX=100 dac0_clk_p=6410 s0_axis_aclk=400 s_axi_aclk=100 2878 2841 0 0 0 PRODUCTION 1.29 12-02-2020
xczu28dr ffve1156 -2LV single_DAC_4g_part false true DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX=100 DUT/inst/my_ip_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX=50 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX=100 dac0_clk_p=6410 s0_axis_aclk=400 s_axi_aclk=100 2271 2297 0 0 0 PRODUCTION 1.29 12-02-2020
xczu29dr ffvf1760 -2 single_DAC_PLL_2g_part false true true DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX=100 DUT/inst/my_ip_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX=100 DUT/inst/my_ip_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX=50 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX=100 DUT/inst/my_ip_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX=100 DUT/inst/my_ip_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK0=100 DUT/inst/my_ip_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK1=100 DUT/inst/my_ip_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK2=100 DUT/inst/my_ip_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK3=100 DUT/inst/my_ip_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX=100 dac0_clk_p=400 s0_axis_aclk=400 s_axi_aclk=100 2963 2889 0 0 0 PRODUCTION 1.29 12-02-2020

COPYRIGHT

Copyright 2021 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.