Performance and Resource Utilization for 3GPP Turbo Encoder v5.0

Vivado Design Suite Release 2021.2

Interpreting the results

This page contains maximum frequency and resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Data is provided for the following device families:

Kintex-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Number_Of_Channels
Multiplex_tail_bits
Coding_Rate
External_Ram
BLOCK_SIZE_VALID
ND
RFD
RFD_IN
CE
SCLR
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xc7k70t fbv676 1 k7_1_eram_nobsv 1 true 1/3 true false false false false false false clk 303 603 512 4 1 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_iram_nobsv 1 true 1/3 false false false false false false false clk 303 606 464 4 1 2 PRODUCTION 1.12 2017-02-17

Kintex UltraScale

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Number_Of_Channels
Multiplex_tail_bits
Coding_Rate
External_Ram
BLOCK_SIZE_VALID
ND
RFD
RFD_IN
CE
SCLR
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcku025 ffva1156 1 ku_1_eram_nobsv 1 true 1/3 true false false false false false false clk 347 622 522 4 1 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_iram_nobsv 1 true 1/3 false false false false false false false clk 347 633 463 4 1 2 PRODUCTION 1.25 12-04-2018

Kintex UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Number_Of_Channels
Multiplex_tail_bits
Coding_Rate
External_Ram
BLOCK_SIZE_VALID
ND
RFD
RFD_IN
CE
SCLR
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcku11p ffva1156 1 kup_1_eram_nobsv 1 true 1/3 true false false false false false false clk 424 630 519 4 1 0 PRODUCTION 1.28 02-27-2020
xcku11p ffva1156 1 kup_1_iram_nobsv 1 true 1/3 false false false false false false false clk 429 642 478 4 1 2 PRODUCTION 1.28 02-27-2020

Versal ACAP

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Number_Of_Channels
Multiplex_tail_bits
Coding_Rate
External_Ram
BLOCK_SIZE_VALID
ND
RFD
RFD_IN
CE
SCLR
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcvc1902 vsva2197 1LP ver_1_eram_nobsv 1 true 1/3 true false false false false false false clk 396 654 510 4 1 0 PRODUCTION 2.03 2021-08-23
xcvc1902 vsva2197 1LP ver_1_iram_nobsv 1 true 1/3 false false false false false false false clk 396 672 459 4 5 0 PRODUCTION 2.03 2021-08-23

Virtex-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Number_Of_Channels
Multiplex_tail_bits
Coding_Rate
External_Ram
BLOCK_SIZE_VALID
ND
RFD
RFD_IN
CE
SCLR
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xc7vx485t ffg1157 1 v7_1_eram_nobsv 1 true 1/3 true false false false false false false clk 303 603 514 4 1 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_iram_nobsv 1 true 1/3 false false false false false false false clk 303 605 463 4 1 2 PRODUCTION 1.12 2014-09-11

Virtex UltraScale

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Number_Of_Channels
Multiplex_tail_bits
Coding_Rate
External_Ram
BLOCK_SIZE_VALID
ND
RFD
RFD_IN
CE
SCLR
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcvu065 ffvc1517 1 vu_1_eram_nobsv 1 true 1/3 true false false false false false false clk 347 627 520 4 1 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_iram_nobsv 1 true 1/3 false false false false false false false clk 347 639 465 4 1 2 PRODUCTION 1.27 12-04-2018

Virtex UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Number_Of_Channels
Multiplex_tail_bits
Coding_Rate
External_Ram
BLOCK_SIZE_VALID
ND
RFD
RFD_IN
CE
SCLR
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcvu11p flga2577 1 vup_1_eram_nobsv 1 true 1/3 true false false false false false false clk 424 628 526 4 1 0 PRODUCTION 1.27 02-28-2020
xcvu11p flga2577 1 vup_1_iram_nobsv 1 true 1/3 false false false false false false false clk 418 633 471 4 1 2 PRODUCTION 1.27 02-28-2020

Zynq UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Number_Of_Channels
Multiplex_tail_bits
Coding_Rate
External_Ram
BLOCK_SIZE_VALID
ND
RFD
RFD_IN
CE
SCLR
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xczu9eg ffvb1156 1LV zup_1_eram_nobsv 1 true 1/3 true false false false false false false clk 396 625 522 4 1 0 PRODUCTION 1.29 08-03-2020
xczu9eg ffvb1156 1LV zup_1_iram_nobsv 1 true 1/3 false false false false false false false clk 396 633 473 4 1 2 PRODUCTION 1.29 08-03-2020

COPYRIGHT

Copyright 2021 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.