# **Integrated Interlaken 150G v2.4**

# *LogiCORE IP Product Guide*

**Vivado Design Suite**

**PG169 February 4, 2021** 





## Table of Contents

#### **[IP Facts](#page-3-0)**

#### **[Chapter 1: Overview](#page-4-0)**



### **[Chapter 2: Product Specification](#page-7-0)**



### **[Chapter 3: Designing with the Core](#page-42-0)**



## **[Chapter 4: Design Flow Steps](#page-92-0)**



## **[Chapter 5: Example Design](#page-104-0)**







#### **[Appendix A: Out-of-Band Flow Control](#page-168-0)**



#### **[Appendix B: UltraScale to UltraScale+ FPGA Enhancements](#page-178-0)**



### **[Appendix C: Upgrading](#page-179-0)**



### **[Appendix D: Debugging](#page-182-0)**



## **[Appendix E: Additional Resources and Legal Notices](#page-190-0)**



## <span id="page-3-3"></span>**IP Facts**

# **EXALINX**

## **Introduction**

The Xilinx® Integrated Interlaken LogiCORE™ IP is a scalable chip-to-chip interconnect protocol designed to enable the following for use in select UltraScale™ and UltraScale+™ architectures:

- The protocol logic supported in each integrated IP core scales up to 150 Gb/s.
- The protocol bypass (lane logic only) mode allows for 1-12 lanes up to 12.5G on UltraScale and up to 25.78125 Gb/s on UltraScale+ architecture on each serial transceiver to be used to build a fully featured Interlaken interface.

The integrated Interlaken IP core solution is designed to be compliant with *Interlaken Protocol Definition, Revision 1.2, October 7, 2008* [\[Ref 1\].](#page-191-1) This integrated IP core implements both the lane logic and protocol logic portions of the specification, which saves approximately 40 to 50k logic cells (LCs) per instantiation and uses about 1/8th the power of soft implementations.

## **Features**

- A total bandwidth up to 150 Gb/s, available in the following configurations
	- ° 1 to 12 lanes x up to 12.5 Gb/s
	- ° 1 to 6 lanes x 12.5 Gb/s to 25.78125 Gb/s
- Data striping and de-striping across 1 to 12 lanes
- Retransmit protocol extension
- Lane decommissioning
- Supports both packet and burst interleaved modes

See [Feature Summary in Chapter 1](#page-5-1) for more features.



#### **Notes:**

<span id="page-3-0"></span> $\Gamma$ 

- <span id="page-3-1"></span>1. For a complete list of supported devices, see the Vivado IP catalog.
- <span id="page-3-2"></span>2. For the supported versions of the tools, see the [Xilinx Design Tools: Release Notes Guide.](https://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=vivado+release+notes)





## *Chapter 1*

## <span id="page-4-0"></span>Overview

This product quide describes the function and operation of the Xilinx<sup>®</sup> integrated IP core for Interlaken, including how to design, customize, and implement it. The integrated Interlaken IP core is a high-performance, low-power, flexible implementation of the Interlaken protocol, based on the Interlaken Protocol definition rev. 1.2. The Interlaken integrated IP core is a highly configurable integrated IP core that can support an overall bandwidth up to 150 Gb/s for protocol logic transmission.

The core instantiates the Interlaken integrated IP core found in UltraScale+™ and UltraScale™ devices. This core simplifies the design process and reduces time to market.

Using the latest serial transceiver technology and a flexible protocol layer, Interlaken minimizes the pin and power overhead of chip-to-chip interconnect and provides a scalable solution that can be used throughout an entire system. In addition, Interlaken uses two levels of cyclic redundancy check (CRC) and a synchronous data scrambler to ensure data integrity and link robustness. See [Chapter 2, Product Specification](#page-7-1) for details on the core.



**RECOMMENDED:** *For the best results, previous experience building high performance, pipelined FPGA designs using Xilinx implementation software and constraint files is recommended.*

## <span id="page-4-1"></span>**Navigating Content by Design Process**

Xilinx® documentation is organized around a set of standard design processes to help you find relevant content for your current development task. This document covers the following design processes:

- **Hardware, IP, and Platform Development**: Creating the PL IP blocks for the hardware platform, creating PL kernels, subsystem functional simulation, and evaluating the Vivado timing, resource and power closure. Also involves developing the hardware platform for system integration. Topics in this document that apply to this design process include:
	- ° [Port Descriptions](#page-10-3)
	- **[Clocking](#page-42-2)**
	- **[Resets](#page-43-1)**

## **EX XILINX**

- ° [Customizing and Generating the Core](#page-92-2)
- [Example Design](#page-104-2)

## <span id="page-5-1"></span><span id="page-5-0"></span>**Feature Summary**

- Programmable BurstMax, BurstShort, and MetaFrameSize parameters
- 64B/67B encoding and decoding
- Automatic word and lane alignment
- Synchronous data scrambler
- Uses GTY or GTH transceivers for UltraScale+ and UltraScale devices
- 512-bit segmented LBUS user-side interface
- 64-bit interface to the serial transceiver
- CRC24 generation and checking for burst data integrity
- CRC32 generation and checking for lane data integrity
- Programmable rate limiting circuitry.
- Rate matching with a granularity of 1 Gb/s
- Robust error condition detection and recovery
- Channel-level and link-level flow control mechanism
- Support for up to 2,048 different logical channels
- BurstMax can be programmed up to 256 bytes
- Support for BurstShort minimum of 64 bytes and subsequent increments of 32 bytes
- Support for up to 256 different In-Band flow control channels and 2048 out-of-band flow control channels
- Support for link-level flow control
- Meta frame length programmable between 128 to 8K words
- Support for status messaging
- Dynamic reconfiguration port (DRP) interface for dynamic reconfiguration of the core
- Protocol bypass (lane logic only) mode. See [IP Facts.](#page-3-3)



## <span id="page-6-0"></span>**Applications**

The integrated IP core for Interlaken offers system designers a risk-free and quick path for adopting Interlaken as their chip-to-chip interconnect protocol. Typical applications include:

- Media Access Control (MAC)-to-Interlaken bridging (for example, 100GE, nx40GE, nx10GE)
- Interlaken switch with 100GE granularity

## <span id="page-6-1"></span>**Unsupported Features**

The integrated IP core for Interlaken does not support Look-Aside mode.

## <span id="page-6-2"></span>**Licensing and Ordering**

This Xilinx<sup>®</sup> LogiCORE<sup>™</sup> IP core is provided at no additional cost with the Xilinx Vivado<sup>®</sup> Design Suite under the terms of the [Xilinx End User License](https://www.xilinx.com/cgi-bin/docs/rdoc?t=eula). Information about this and other Xilinx LogiCORE IP modules is available at the [Xilinx Intellectual Property](https://www.xilinx.com/products/intellectual-property.html) page.

For more information on Interlaken 150G and to generate a no-charge license key, visit the [UltraScale/UltraScale+ Interlaken](https://www.xilinx.com/products/intellectual-property/interlaken.html) page. For information about pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your [local Xilinx sales representative](https://www.xilinx.com/about/contact.html).



*Chapter 2*

## <span id="page-7-1"></span><span id="page-7-0"></span>Product Specification

The integrated IP core for Interlaken is a single core capable of up to 150 Gb/s. The core connects to the serial transceivers at defined rates up to 12.5 Gb/s with GTH transceivers and up to 25.78125 Gb/s with GTY transceivers.

[Table 2-1](#page-7-2) defines the integrated IP core for Interlaken solutions.

<span id="page-7-2"></span>



The Interlaken core internally instantiates the Interlaken integrated IP core (ILKN). The core also instantiates GTH/GTY and an example of how the two integrated IP cores are connected together, along with the reset and clocking for those integrated IP cores.

[Figure 2-1](#page-8-0) illustrates the following interfaces to the Interlaken integrated IP core.

- Serial transceiver interface
- User-side LBUS interface
- Lane logic bus interface
- Status/Control interface
- DRP interface used for configuration





<span id="page-8-0"></span>

*Figure 2-1:* **Block Diagram of the Interlaken Integrated IP Core** 

# <span id="page-9-0"></span>**Typical Operation**

**EX XILINX** 

The integrated IP core for Interlaken handles all protocol related functions to communicate to the other devices Interlaken interface. All handshaking, synchronizing, and error checking are handled by the Interlaken IP core. You can provide packet data through the local bus (LBUS) TX interface and receive it from the LBUS RX interface. The LBUS is designed to match packet bus protocols made common by the SPI4.2 protocol; a detailed description is provided in [Chapter 3, Designing with the Core](#page-42-3).

The Interlaken IP core is designed to be as flexible as possible and to be used in many different applications. As such, the Interlaken IP core provides all of the flexibility offered by the Interlaken protocol. Flow control information is automatically extracted by the RX path of the Interlaken IP core. You must monitor the flow control information and ensure proper data transmission through the core. Also, the Interlaken IP core TX path consists of a single pipeline with a single memory buffer. You must build the enhanced scheduling algorithm block external to the Interlaken IP core.

The following is an example:

The operation steps after the Interlaken IP core is powered up are as follows:

- 1. After the device is powered up and the reset procedure completed, the Interlaken IP core TX path starts transmitting Control/Idle words to align and synchronize the receiving device Interlaken interface. Similarly, the Interlaken IP core RX path receives Control/Idle words and completes its own synchronization procedure.
- 2. You must set all of the flow control inputs to the Interlaken IP core TX path to the XOFF state to prevent any real data transfer.
- 3. The RX path becomes synchronized and aligned, and signals the user logic that alignment is complete. You can then turn the flow control information from XOFF to XON for any of the channels that are ready to accept data.
- 4. When the other device is ready to receive data, it sends XON information to the Interlaken IP core. The Interlaken IP core signals the user logic which channels can be used for data transmission.

These steps provide a simple and easily implemented procedure for using the Interlaken IP core. You build a scheduler to multiplex data among the different logical channels and use the flow control information output by the Interlaken IP core to manage the scheduling function. You do not need to be concerned with any of the lower level Interlaken protocol details.



## <span id="page-10-0"></span>**Standards**

The Interlaken integrated IP core is compliant with the *Interlaken Protocol Definition, Revision 1.2, October 7, 2008* [\[Ref 1\]](#page-191-1) and the Interlaken Retransmit Extension Protocol Definition, Revision 1.2.

## <span id="page-10-1"></span>**Performance and Resource Utilization**

For full details about performance and resource utilization, visit the [Performance and](https://www.xilinx.com/cgi-bin/docs/ndoc?t=ip+ru;d=interlaken.html)  [Resource Utilization web page.](https://www.xilinx.com/cgi-bin/docs/ndoc?t=ip+ru;d=interlaken.html)

## <span id="page-10-3"></span><span id="page-10-2"></span>**Port Descriptions**

[Table 2-2](#page-10-4) describes the UltraScale+™ and UltraScale™ device Interlaken (ILKN) primitive ports.

<b>Name</b>	<b>Direction</b>	<b>Clock Domain</b>	<b>Description</b>				
Transceiver I/O							
RX_SERDES_DATA0[63:0]	Input	rx_serdes_clk[0]	Data bus from the serial transceiver macros for lane0. There are 12 rx_serdes_data buses; one bus for each serial transceiver lane and each bus has 64 bits. By definition, bit [63] is the first bit received by the Interlaken core. Bit [0] is the last bit received.				
RX_SERDES_DATA1[63:0]	Input	rx_serdes_clk[1]	Data bus from the serial transceiver macros for lane1.				
RX_SERDES_DATA2[63:0]	Input	rx_serdes_clk[2]	Data bus from the serial transceiver macros for lane2.				
RX SERDES DATA3[63:0]	Input	rx serdes clk[3]	Data bus from the serial transceiver macros for lane3.				
RX SERDES DATA4[63:0]	Input	rx serdes clk[4]	Data bus from the serial transceiver macros for lane4.				
RX_SERDES_DATA5[63:0]	Input	rx_serdes_clk[5]	Data bus from the serial transceiver macros for lane5.				
RX_SERDES_DATA6[63:0]	Input	rx_serdes_clk[6]	Data bus from the serial transceiver macros for lane6.				
RX SERDES DATA7[63:0]	Input	rx_serdes_clk[7]	Data bus from the serial transceiver macros for lane7.				

<span id="page-10-4"></span>*Table 2-2:* **UltraScale+ and UltraScale Device Interlaken Primitive Ports**



<b>Name</b>	ONTAJUATU DUVIUU IIIIUITA <b>Direction</b>	וכוויו ווווונו על ויסונט נכטות ש <b>Clock Domain</b>	<b>Description</b>
RX_SERDES_DATA8[63:0]	Input	rx_serdes_clk[8]	Data bus from the serial transceiver macros for lane8.
RX_SERDES_DATA9[63:0]	Input	rx_serdes_clk[9]	Data bus from the serial transceiver macros for lane9.
RX_SERDES_DATA10[63:0]	Input	rx_serdes_clk[10]	Data bus from the serial transceiver macros for lane10.
RX_SERDES_DATA11[63:0]	Input	rx_serdes_clk[11]	Data bus from the serial transceiver macros for lane11.
TX_SERDES_DATA0[63:0]	Output	tx_serdes_refclk	Data bus to the serial transceiver macros for lane0. There are 12 tx_serdes_data buses; one bus for each serial transceiver lane and each bus has 64 bits. By definition, bit [63] is the first bit transmitted by the Interlaken core. Bit [0] is the last bit transmitted.
TX_SERDES_DATA1[63:0]	Output	tx_serdes_refclk	Data bus to the serial transceiver macros for lane1.
TX_SERDES_DATA2[63:0]	Output	tx_serdes_refclk	Data bus to the serial transceiver macros for lane2.
TX_SERDES_DATA3[63:0]	Output	tx_serdes_refclk	Data bus to the serial transceiver macros for lane3.
TX_SERDES_DATA4[63:0]	Output	tx_serdes_refclk	Data bus to the serial transceiver macros for lane4.
TX_SERDES_DATA5[63:0]	Output	tx_serdes_refclk	Data bus to the serial transceiver macros for lane5.
TX_SERDES_DATA6[63:0]	Output	tx_serdes_refclk	Data bus to the serial transceiver macros for lane6.
TX_SERDES_DATA7[63:0]	Output	tx_serdes_refclk	Data bus to the serial transceiver macros for lane7.
TX_SERDES_DATA8[63:0]	Output	tx_serdes_refclk	Data bus to the serial transceiver macros for lane8.
TX_SERDES_DATA9[63:0]	Output	tx_serdes_refclk	Data bus to the serial transceiver macros for lane9.
TX_SERDES_DATA10[63:0]	Output	tx_serdes_refclk	Data bus to the serial transceiver macros for lane10.
TX_SERDES_DATA11[63:0]	Output	tx_serdes_refclk	Data bus to the serial transceiver macros for lane11.
RX_SERDES_CLK[11:0]	Input		Recovered clock of each serial transceiver lane. The rx_serdes_data bus for each lane is synchronized to the positive edge of the corresponding bit of this bus.

*Table 2-2:* **UltraScale+ and UltraScale Device Interlaken Primitive Ports** *(Cont'd)*





















<b>Name</b>	<b>Direction</b>	<b>Clock Domain</b>	<b>Description</b>
TX_OVFOUT	Output	Ibus clk	Transmit LBUS Overflow. This signal indicates whether you have violated the back pressure mechanism provided by the tx_rdyout signal. If tx_ovfout is sampled as a 1, a violation has occurred. You must design the rest of the user logic to prevent the overflow of the TX interface.
TX_DATAIN0[127:0]	Input	Ibus_clk	Transmit segmented LBUS Data for segment0. This bus receives input data from the user logic. The value of the bus is captured in every cycle that tx_enain0 is sampled as 1.
TX_DATAIN1[127:0]	Input	Ibus_clk	Transmit segmented LBUS Data for segment1.
TX_DATAIN2[127:0]	Input	Ibus_clk	Transmit segmented LBUS Data for segment2.
TX_DATAIN3[127:0]	Input	Ibus_clk	Transmit segmented LBUS Data for segment3.
TX_CHANIN0[10:0]	Input	Ibus_clk	Transmit LBUS channel number for segment0. This bus receives the channel number for the packet being written. The value of the bus is captured in every cycle that tx_enain0 is sampled as 1. The maximum number of channels is programmed by the ctl_tx_chan_ext pin. See that pin description for the encoding of that signal.
TX_CHANIN1[10:0]	Input	Ibus_clk	Transmit LBUS channel number for segment1.
TX_CHANIN2[10:0]	Input	Ibus_clk	Transmit LBUS channel number for segment2.
TX_CHANIN3[10:0]	Input	lbus_clk	Transmit LBUS channel number for segment3.
TX_ENAIN0	Input	Ibus clk	Transmit LBUS enable for segment0. This signal is used to enable the TX LBUS Interface. Signals for segment0 of the TX LBUS interface are sampled only in cycles in which tx_enain0 is sampled as <sub>1</sub>
TX_ENAIN1	Input	Ibus_clk	Transmit LBUS enable for segment1.
TX_ENAIN2	Input	Ibus_clk	Transmit LBUS enable for segment2.
TX_ENAIN3	Input	Ibus_clk	Transmit LBUS enable for segment3.

*Table 2-2:* **UltraScale+ and UltraScale Device Interlaken Primitive Ports** *(Cont'd)*







































 $\Gamma$ 





┱

┱

┱

STAT\_RX\_MEOP\_ERR Output lbus\_clk

STAT\_RX\_BURST\_ERR Qutput | Ibus\_clk

Missing EOP Error. This signal indicates that a Missing EOP was detected (and

Burst Error. This signal indicates that a BurstShort or a burst length error was

corrected).

detected.









<b>Name</b>	<b>Direction</b>	<b>Clock Domain</b>	<b>Description</b>			
Protocol Bypass (Lane Logic Only) Interface - RX Path Signals						
RX_BYPASS_RDIN	Input	core_clk	This signal initiates a read operation.			
RX_BYPASS_FORCE_REALIGNIN	Input	core_clk	This signal causes the word synchronizer to sync again.			
RX_BYPASS_IS_AVAILOUT[11:0]	Output	core_clk	This signal indicates whether the data can be read using the rx_bypass_rdin signal.			
RX_BYPASS_DATAOUT0[65:0]	Output	core_clk	Data or control word output for bypass lane0.			
RX_BYPASS_DATAOUT1[65:0]	Output	core_clk	Data or control word output for bypass lane1.			
RX_BYPASS_DATAOUT2[65:0]	Output	core_clk	Data or control word output for bypass lane2.			
RX_BYPASS_DATAOUT3[65:0]	Output	core_clk	Data or control word output for bypass lane3.			
RX_BYPASS_DATAOUT4[65:0]	Output	core_clk	Data or control word output for bypass lane4.			
RX_BYPASS_DATAOUT5[65:0]	Output	core_clk	Data or control word output for bypass lane5.			
RX_BYPASS_DATAOUT6[65:0]	Output	core_clk	Data or control word output for bypass lane6.			
RX_BYPASS_DATAOUT7[65:0]	Output	core_clk	Data or control word output for bypass lane7.			
RX_BYPASS_DATAOUT8[65:0]	Output	core_clk	Data or control word output for bypass lane8.			
RX_BYPASS_DATAOUT9[65:0]	Output	core_clk	Data or control word output for bypass lane9.			
RX_BYPASS_DATAOUT10[65:0]	Output	core_clk	Data or control word output for bypass lane10.			
RX_BYPASS_DATAOUT11[65:0]	Output	core_clk	Data or control word output for bypass lane11.			
RX_BYPASS_ENAOUT[11:0]	Output	core_clk	This signal qualifies the corresponding rx_bypass_dataout bus.			
RX_BYPASS_IS_BADLYFRAMEDOUT[11:0]	Output	core_clk	This signal identifies the metaframe words that must be discarded for each lane.			
RX_BYPASS_IS_SYNCWORDOUT[11:0]	Output	core clk	This signal identifies metaframe synchronization words.			
RX_BYPASS_IS_OVERFLOWOUT[11:0]	Output	core_clk	This signal indicates whether the lane buffer has overflowed.			
RX_BYPASS_IS_SYNCEDOUT[11:0]	Output	core_clk	This signal indicates that the corresponding lane is synced to metaframe and is ready for alignment.			

*Table 2-2:* **UltraScale+ and UltraScale Device Interlaken Primitive Ports** *(Cont'd)*









































## <span id="page-34-0"></span>**Attribute Descriptions**

[Table 2-3](#page-34-1) provides a detailed description for the UltraScale+ and UltraScale device integrated Interlaken core attributes and their default values. These attributes are configured through the DRP interface. These attributes should be static and only changed during reset.



<span id="page-34-1"></span>





#### *Table 2-3:* **UltraScale+ and UltraScale Device Integrated Interlaken Core Attributes** *(Cont'd)*




























# *Chapter 3*

# Designing with the Core

This chapter includes guidelines and additional information to facilitate designing with the core.

# **Clocking**

The Interlaken IP core has the following major clock domains:

• LBUS\_CLK

The LBUS CLK drives logic for both the RX and TX LBUS interfaces and the rate adapter. The LBUS CLK is also the clock for most of the control and status signals. Exceptions are noted in the port descriptions. See the section on port description for more information.

• CORE\_CLK

The CORE CLK is used to clock the protocol logic portion of the design.

• RX Serial Transceiver Domain

Each serial transceiver lane has its own recovered clock. The RX\_SERDES\_CLK [11:0] is used for all of the logic for all serial transceiver receive lanes and the receive portion of Interlaken lane logic.

When the GT RX buffer is enabled, all the RX  $SERDES$  CLK [11:0] clocks share a single common clock.

• TX Serial Transceiver Domain

The TX\_SERDES\_REFCLK is used for all of the logic for all serial transceiver transmit lanes and the transmit portion of Interlaken lane logic.

• DRP\_CLK

This clock is optional and necessary only for DRP operations. A comfortable frequency up to 250 MHz can be used.



[Table 3-1](#page-43-0) shows the typical clock frequencies for each Interlaken configuration. See the following data sheets for minimum and maximum allowable clock frequencies across speed grades.

- *Virtex UltraScale Architecture Data Sheet: DC and AC Switching Characteristics* (DS893) [\[Ref 5\]](#page-191-0)
- *Virtex UltraScale+ Architecture Data Sheet: DC and AC Switching Characteristics* (DS923) [\[Ref 17\]](#page-191-1)
- *Kintex UltraScale Architecture Data Sheet: DC and AC Switching Characteristics* [\(](https://www.xilinx.com/support/documentation/data_sheets/ds892-kintex-ultrascale-data-sheet.pdf)[DS892\)](https://www.xilinx.com/support/documentation/data_sheets/ds923-virtex-ultrascale-plus.pdf)  [\[Ref 17\]](#page-191-2)
- *Kintex UltraScale+ Architecture Data Sheet: DC and AC Switching Characteristics*  [\(](https://www.xilinx.com/support/documentation/data_sheets/ds892-kintex-ultrascale-data-sheet.pdf)[DS922\)](https://www.xilinx.com/support/documentation/data_sheets/ds923-virtex-ultrascale-plus.pdf) [\[Ref 19\]](#page-191-3)

<b>ILKN</b> Link Width	<b>ILKN</b> Line Rate	rx serdes_clk frequency (MHz)	tx serdes_clk frequency (MHz)	core_clk frequency (MHz)	lbus_clk frequency (MHz)	
$1$ to $6$	25.78125G	402.8320312	402.8320312	412	300	
1 to 12	12.5G	195.312	195.312	300	300	
1 to 12	10.3125G	161.1328125	161.134	300	300	
1 to 12	6.25G	97.656	97.656	300	300	
1 to 12	5G	78.125	78.125	300	300	

<span id="page-43-0"></span>*Table 3-1:* **Typical Clock Frequencies for Each Interlaken Configuration**

# **Resets**

The integrated IP core for Interlaken has separate reset inputs for the RX and TX paths that can be asserted independently. Within the RX and TX paths, there are resets for each of the various clock domains. The reset procedure is simple and the only requirement is that a reset must be asserted when the corresponding clock is stable. The Interlaken core takes care of ensuring the different resets properly interact with each other internally and the interface operates properly (that is, there is no order required for asserting/deasserting different resets). The core must be held in reset until the corresponding clock is fully stable.

The Interlaken IP core provides sys\_reset input to reset the GTs and integrated Interlaken block and gtwiz reset tx datapath and gtwiz reset rx datapath to reset the GT and Interlaken RX and TX datapaths individually.

*Note:* Some of the attributes to the Interlaken core can only be modified while the core is held in reset. If one of these attributes needs changing, the appropriate RX or TX LBUS reset input (RX\_RESET or TX\_RESET) must be asserted until the control input is stabilized. The core has several reset inputs. All resets must be, asynchronously asserted, and synchronously deasserted.

# **EX XILINX**

The reset and clocking scheme selected for the core depends on how the TX and RX logic are clocked by the GT output clocks. In synchronous clock mode, both the TX and RX helper blocks are clocked with the same GT output clock, txoutclk out [0]. In asynchronous clock mode, TX and RX helper blocks are clocked with txoutclk\_out[0] and rxoutclk\_out[0] clock outputs from the GT respectively.

The selection between these modes is made in the Vivado® Design Suite. See Chapter [4, Design Flow Steps](#page-92-0) for more information. [Figure](#page-45-0) 3-1 and Figure 3-2 show the clocking reset diagrams for the asynchronous and synchronous clock modes of the Interlaken core.

<span id="page-44-0"></span>

*Figure 3-1:* **Interlaken Core Clocking Reset Interface - Asynchronous Clock Mode**

<span id="page-45-0"></span>

*Figure 3-2:* **Interlaken Core Clocking Reset Interface - Synchronous Clock Mode** 



# **User Interface**

The user interface is a simple packet interface designed to allow easy integration of the Interlaken IP core into a system.

The LBUS consists of the following separate interfaces:

• Transmitter (TX) interface

The transmitter accepts packet-oriented data, packages the data in accordance with the Interlaken specification, and sends that packaged data to the serial transceiver macros. The transmitter has control/configuration inputs to shape the data packaging to meet specific user requirements.

• Receiver (RX) interface

The receiver accepts Interlaken bitstreams from the serial transceiver, removes the Interlaken packaging, and provides packet oriented data.

• Status/Control interface

The status/control interface sets the characteristics of the interface and monitors its operation.

This section describes the various LBUS interfaces and provides a detailed description of each individual port. The UltraScale™ device integrated core for Interlaken implements a 512-bit segmented LBUS.

*Note:* In this section, asserting means "assigning a value of 1", and negating means "assigning a value of 0".

# **Segmented LBUS Protocol**

#### *Overview*

This section describes the segmented LBUS protocol for the Interlaken system side interface. The segmented LBUS consists of four segments, each one 128 bits wide, for a total of 512 bits.

#### *Summary*

The disadvantage of a wide non-segmented LBUS is the loss of potential bandwidth that occurs at the end of a packet when the size of the packet is not a multiple of the LBUS width. Therefore, the Interlaken hard block employs the segmented LBUS.



Conceptually, the segmented LBUS is a collection of narrower LBUSes, each 128 bits wide, with multiple transfers presented in parallel during the same clock cycle. Each segment has all the control signals associated with a complete 128-bit LBUS. The 512-bit segmented LBUS has four 128-bit segments with the signals for each segment listed in [Table 3-2](#page-47-0):

Segment <b>Number</b>	<b>TX Signals</b>	<b>RX Signals</b>			
$\boldsymbol{0}$	tx_datain0[127:0] $tx_{chain0[10:0]}$ tx_enain0 tx_sopin0 tx_eopin0 tx_errin0 tx_mtyin0[3:0] tx_bctlin0	rx_dataout0[127:0] rx_chanout0[10:0] rx_enaout0 rx_sopout0 rx_eopout0 rx_errout0 rx_mtyout0[3:0]			
1	tx_datain1[127:0] $tx_{chain1[10:0]}$ tx_enain1 tx_sopin1 tx_eopin1 tx_errin1 tx_mtyin1[3:0] tx_bctlin1	rx_dataout1[127:0] rx_chanout1[10:0] rx_enaout1 rx_sopout1 rx_eopout1 rx_errout1 rx_mtyout1[3:0]			
$\overline{c}$	tx_datain2[127:0] tx_chanin2[10:0] tx_enain2 tx_sopin2 tx_eopin2 tx_errin2 tx_mtyin2[3:0] tx_bctlin2	rx_dataout2[127:0] rx_chanout2[10:0] rx_enaout2 rx_sopout2 rx_eopout2 rx_errout2 rx_mtyout2[3:0]			
3	tx_datain3[127:0] $tx_{channing[10:0]}$ tx_enain3 tx_sopin3 tx_eopin3 tx_errin3 tx_mtyin3[3:0] tx_bctlin3	rx_dataout3[127:0] rx_chanout3[10:0] rx_enaout3 rx_sopout3 rx_eopout3 rx_errout3 rx_mtyout3[3:0]			

<span id="page-47-0"></span>*Table 3-2:* **512-bit Segmented LBUS Signals**



Following is a detailed description of the signals associated with segment 0 of the TX and RX LBUS interfaces. Signals associated with other segments are defined similarly.

#### **tx\_datain0[127:0]**

Transmit LBUS Data. This bus receives input data from the user logic. The value of the bus is captured in every cycle for which  $tx =main0$  is sampled as 1.

#### **tx\_chanin0[10:0]**

Transmit LBUS channel number. This bus receives the channel number for the packet being written. The value of the bus is captured in every cycle for which  $tx$  enain0 is sampled as 1.

In packet mode, the channel number remains the same for the duration of the packet transfer from SOP to EOP. In burst-interleaved mode, the channel number can change for each burst.

#### **tx\_enain0**

Transmit LBUS enable. This signal is used to enable the TX LBUS Interface. All signals on the LBUS interface are sampled only in cycles during which  $tx$  enain0 is sampled as 1.

#### **tx\_sopin0**

Transmit LBUS Start Of Packet. This signal is used to indicate the SOP when it is sampled as a 1 and is 0 for all other transfers of the packet. This signal is sampled only in cycles during which  $tx$  enain0 is sampled as 1.

#### **tx\_eopin0**

Transmit LBUS EOP. This signal is used to indicate the EOP when it is sampled as a 1 and is 0 for all other transfers of the packet. This signal is sampled only in cycles during which tx enain0 is sampled as 1.

#### **tx\_errin0**

Transmit LBUS Error. This signal is used to indicate a packet contains an error when it is sampled as a 1 and is 0 for all other transfers of the packet. This signal is sampled only in cycles during which  $tx$  enain0 and  $tx$  eopin0 are sampled as 1.

#### **tx\_mtyin0[3:0]**

Transmit LBUS Empty. This bus is used to indicate how many bytes of the tx\_datain0 bus are empty or invalid for the last transfer of the current packet. This bus is sampled only in cycles that  $tx =main0$  and  $tx =ospin0$  are sampled as 1.

When tx eopin0 and tx err0 in are sampled as 1, the value of tx  $mtyin0[2:0]$  is ignored and treated as if it was 000. tx\_mtyin0 [3] is used as usual.



7.7

#### **tx\_bctlin0**

Transmit force insertion of Burst Control word. This input is used to force the insertion of a Burst Control Word. When tx betlin0 and tx enain0, are sampled as 1, a Burst Control word is inserted before the data on the  $tx$  datain0 bus is transmitted even if one is not required to observe the BurstMax parameter.

This input is used by the enhanced scheduling algorithm, external to the Interlaken IP Core.

**IMPORTANT:** *Enhanced scheduling is required for the segmented LBUS.*

#### **rx\_dataout0[127:0]**

Receive LBUS Data. The value of the bus is only valid in cycles during which  $\mathbf{rx}$  enaout0 is sampled as 1.

#### **rx\_chanout0[10:0]**

Receive channel number. The bus indicates the channel number of the in-flight packet and is only valid in cycles during which  $rx$  enaout0 is sampled as 1.

#### **rx\_enaout0**

Receive LBUS enable. This signal qualifies the other signal of the RX LBUS Interface. The signals of the RX LBUS Interface are only valid in cycles during which  $rx$  enaouto is sampled as 1.

#### **rx\_sopout0**

Receive LBUS Start of Packet. This signal indicates the SOP when it is sampled as 1 and is only valid in cycles during which  $rx$  enaout0 is sampled as a 1.

#### **rx\_eopout0**

Receive LBUS EOP. This signal indicates the EOP when it is sampled as 1 and is only valid in cycles during which  $rx$  enaout0 is sampled as a 1.

#### **rx\_errout0**

Receive LBUS Error. This signal indicates that the current packet being received has an error when it is sampled as 1. This signal is only valid in cycles when both  $\mathbf{rx}$  enaout0 and rx eopout0 are sampled as a 1. When this signal is a value of 0, it indicates that there is no error in the packet being received.



#### **rx\_mtyout0[3:0]**

Receive LBUS Empty. This bus indicates how many bytes of the rx\_dataout bus are empty or invalid for the last transfer of the current packet. This bus is only valid in cycles when both rx enaout0 and rx eopout0 are sampled as 1.

When  $rx$ \_errout0 and  $rx$ \_enaout0 are sampled as 1, the value of  $rx$ \_mtyout0 [2:0] is always 000.  $rx$  mtyout0[3] is used as usual.

### <span id="page-50-0"></span>*TX LBUS Interface*

The synchronous TX Local bus interface accepts packet-oriented data of arbitrary length. All signals are synchronous relative to the rising-edge of the lbus\_clk port. Figure  $3-3$  shows a sample waveform for data transactions for two consecutive 65-byte packets using a 512-bit segmented bus. Each of the 4 segments is 128 bits wide.



<span id="page-51-0"></span>

*Figure 3-3:* **Sample Waveform for TX LBUS Interface**



#### **TX Transactions**

Data is transferred on a given  $tx\_datain\langle N\rangle$  segment when the corresponding tx enain<N> is asserted. The tx enain<N> signal qualifies other inputs of segment <N> and must be valid every LBUS clock cycle. When  $tx = \text{main}$  as deasserted, other signals of segment <N> are ignored.

The start of a packet is identified by the assertion of  $tx \text{ sopin}$   $\forall N$  with the corresponding tx\_enain<N>. Similarly, the end of a packet is identified by the assertion of tx\_eopin<N> with the corresponding  $tx =main\&N$ . Both  $tx =spin\&N$  and  $tx =ospin\&N$  can be asserted on a given cycle. This occurs for packets that are less than or equal to the LBUS width. Furthermore, both  $tx\_soph \& x$  and  $tx\_eoph \& x$  can be asserted for a given segment on a given cycle. This occurs for packets that are less than or equal to 16 bytes (the segment size).

The channel number for a packet is presented on the  $tx$  chanin  $\langle N \rangle$  input of the corresponding segment and must be valid for every segment where  $tx =main \le N$  is asserted. After SOP has been asserted for a certain channel number, it cannot be asserted again with that channel number until EOP has been asserted for the same channel number.

The first 16 bytes of a packet must be presented on a given  $tx \text{ datain}$  <N> segment during the cycle that the corresponding  $tx\_sophxN>$  and  $tx\_enain\langle N>$  are asserted. In other words, the SOP is segment aligned. Subsequent 16-byte chunks of data are transferred during segments that follow. For each of those segments, the corresponding tx sopin<N> must be negated. The first byte of the packet is written on bits [127:120] of the segment, the second byte on bits [119:112], and so forth.

The last bytes of the packet are transferred on the  $tx \cdot datain \langle N \rangle$  segment whose corresponding  $tx = \operatorname{opin} \langle N \rangle$  is asserted. Unless  $tx = \operatorname{opin} \langle N \rangle$  is asserted, all 16 bytes of tx datain<N> must contain valid data whenever tx\_enain<N> is asserted. Note that if burst-interleaved mode is employed, then segments containing data from other packets can be interleaved with segments containing data for a given packet. The  $tx$  chanin<N> input identifies the packets from different channels.

During the segment containing the last bytes of a packet, the  $tx_mtyin\langle N\rangle$  port reflects how many bytes of the corresponding  $tx \text{ datain}$  <N> are invalid (or empty). A given tx mtyin<N> port only has meaning during cycles when both the corresponding tx enain<N> and tx eopin<N> are asserted. If tx mtyin<N> has a value of 0x0, there are no empty byte lanes (that is, all bits of the segment are valid). If  $tx_mtryin\&N$  has a value of 0x1, then one byte lane is empty, specifically  $tx \text{ datain}$  ( $N>$ [7:0] does not contain valid data. If  $tx_mtyin\langle N\rangle$  has a value of 0x2, then two byte lanes are empty specifically tx\_datain<N>[15:0] does not contain valid data. If tx\_mtyin<N> has a value of 0x3, then three byte lanes are empty — specifically  $tx = datain\{N\}$  [23:0] does not contain valid data. And so forth for other possible values of  $tx_mtyin\&N$ .



During the segment containing the last bytes of a packet, when  $tx \equiv \text{epin} \cdot \text{N}$  is asserted with  $tx =main < N$ , the corresponding  $tx =rin < N$  can also be asserted. This marks the packet as being in error and this information is included in the final Interlaken Control Word associated with this packet. When  $tx \equiv \text{epin} \langle N \rangle$  and  $tx \equiv \text{erin} \langle N \rangle$  are sampled as 1, the value of  $tx_mtyin\langle N\rangle$  [2:0] is ignored and treated as equal to 000, while tx mtyin<N>[3] is used as usual.

#### **tx\_rdyout**

Data can be safely written, that is,  $tx_$  enain0 asserted, whenever  $tx_$  rdyout is asserted. After  $tx$  rdyout is negated, additional writes, using  $tx$  enain0, can be safely performed provided tx ovfout is never asserted. When tx rdyout is asserted again, additional data can be written. If, at any time, the back-pressure mechanism is violated, the tx ovfout is asserted to indicate the violation. Up to 8 write cycles can be safely performed after tx rdyout is negated, but no more until tx rdyout is asserted again.



**IMPORTANT:** *To maximize bandwidth on the TX Interlaken interface, data bursts should be packed on the TX LBUS interface. Under-utilizing the TX LBUS interface (that is, having idle segments on the TX LBUS) results in lost bandwidth on the TX Interlaken interface due to insertion of Idle Control Words.*

### *Data Formatting*

Interlaken breaks packets into bursts as described in the Interlaken Revision 1.2 specification document. A burst is a sequence Data Word between two Control Words. The size of the bursts generated by the Interlaken IP core is controlled by these factors:

- Inputs CTL\_TX\_BURSTMAX and CTL\_TX\_BURSTSHORT
- How packets are written to the TX

The Interlaken IP core operates in one of two modes, depending on how the data is written to the TX:

- Packet Mode
- Burst Interleaved Mode

#### **Packet Mode**

Packet mode is when a packet with a certain channel number is written in its entirety without interruption by a packet for a different channel.

Unless  $tx$  bctlin<N> is asserted (see [Use of TX\\_BCTLIN\)](#page-54-0) the size of the bursts (that is, the number of Data Words between Control Words) is CTL TX BURSTMAX. The EOP and EOP-1 bursts are to be determined by the value of BurstMin as calculated by the enhanced scheduling algorithm.







#### **Burst Interleaved Mode**

Interleaved mode is when packets with different channel addresses/identifiers are burst interleaved. Ensure that the following are strictly observed:

- When tx sopin<N> has been asserted for a channel, it cannot be asserted again for that channel until a corresponding  $tx \equiv \text{epin} \langle N \rangle$  for that channel has been written.
- Unless tx\_eopin<N> is asserted, the full width of the segment, tx\_datain<N> must contain valid data as discussed in [TX LBUS Interface](#page-50-0).

The size of the bursts generated in interleaved mode is governed by the  $tx$  bctlin<N> inputs (see [Use of TX\\_BCTLIN](#page-54-0)), CTL\_TX\_BURSTSHORT, CTL\_TX\_BURSTMAX, and the changing of the channel ID of packets.



**IMPORTANT:** *Xilinx requires implementing the Optional Scheduling Enhancement as described in section 5.3.2.1.1 of the Interlaken Revision 1.2 specification document.* 

### <span id="page-54-0"></span>*Use of TX\_BCTLIN*

The  $tx$  bctlin<N> input operates in a similar manner to  $tx$  sopin<N> or a change in tx chanin<N>; they cause a Burst Control Word to be injected into the data stream before the data on segment <N>.

The purpose of the  $tx$  bctlin<N> input is to permit the forcing of Burst Control Words that otherwise would not be transmitted. This is a necessary function for the creation of an external scheduler that implements the Optional Scheduling Enhancement described in section 5.3.2.1.1 of the Interlaken Revision 1.2 specification document.

The Interlaken IP core strictly observes the programmed values for CTL TX BURSTMAX and CTL TX BURSTSHORT and injects Burst and Idle Control Words where required. Consequently, the Interlaken IP core can inject Idle Control Words that otherwise would not be required, which results in reducing the effective bandwidth.

For example, assume the CTL TX BURSTMAX is set to 256 bytes and CTL TX\_BURSTSHORT is set to 64 bytes. A packet of 264 bytes written into the Interlaken IP core, without the use of  $tx$  bctlin<N>, is followed by three undesirable Idle Control Words that are required to meet the CTL\_TX\_BURSTSHORT parameter. Specifically:

- 1. One Burst Control Word (with Start of Packet) is sent.
- 2. 32 Data Words are sent.
- 3. One Burst Control Word (without Start of Packet) is sent.
- 4. One Data Word is sent.
- 5. Seven Idle Control Words are sent (to satisfy BurstShort) for a total of 42 Words.



If the corresponding  $tx\_bctlin\langle N\rangle$  signal is asserted after 128 bytes are sent, the following occurs:

- 1. One Burst Control Word (with Start of Packet) is sent.
- 2. 16 Data Words are sent.
- 3. One Burst Control Word (without Start of Packet) is sent.
- 4. 17 Data Words are sent.
- 5. 0 Idle Control Words is sent for a total of 35 Words.

Ensure that all rules that govern Interlaken bursts, as defined in the Interlaken Specification document Revision 1.2, are followed when using  $tx$  bctlin<N> signals. In particular, you must ensure that each burst on each channel which is not EOP or EOP-1 is equal to BurstMax.





### *RX LBUS Interface*

The synchronous RX Local bus interface provides packet-oriented data much like the TX Local bus interface accepts. All signals are synchronous with the rising-edge of the Local bus clock. [Figure 3-4](#page-56-0) shows a sample waveform for two data transactions for 65-byte packets using a 512-bit segmented LBUS.

<span id="page-56-0"></span>

*Figure 3-4:* **Sample Waveform for Two Data Transactions** 



Data is supplied on segment <N> by the Interlaken core on every LBUS clock cycle when  $rx$  enaout<N> is asserted. This signal qualifies the other outputs of segment <N> of the RX Local bus interface.

The RX is similar to the TX, in that  $rx$  sopout<N> identifies the start of a packet on segment <N> and  $rx$  eopout<N> identifies the end of a packet on segment <N>. Both rx sopout<N> and rx eopout<N> are asserted during the same cycle for packets that are less than or equal to the segment width.

As in the TX, The first byte of a packet that starts on segment  $\langle N \rangle$  is supplied on bits [127:120] of  $rx$  dataout <N>, the second byte on bits [119:112], and so forth.

Portions of packets are written on the bus segments in the full width of the segment (16 bytes) unless for the last segment of the packet. When  $rx$  eopout  $\langle N \rangle$  is asserted on segment <N>, the  $rx$  mtyout<N> bus indicates how many byte lanes in the segment are invalid. The encoding is the same as for  $tx_mtryin\langle N\rangle$ .

During the last cycle of a packet, when  $rx$  eopout  $\langle N \rangle$  is asserted with  $rx$  enaout $\langle N \rangle$ , rx errout<N> can also be asserted to indicate an error in the packet ended on segment  $\langle N \rangle$ .

There is no mechanism to back pressure the RX Local bus interface. The user logic must be capable of receiving data when  $rx$  enaout0 is asserted. The Interlaken flow control mechanism can be used to stop the flow of data, either using the inband or out of band protocol, or both.

The data provided by the RX Local bus interface is in the same sequence as it is received from the Interlaken bus. Packets can be interleaved and are distinguished using the channel number presented on  $rx$  chanout <N>.

The RX segmented LBUS can contain more than one SOP and more than one EOP, in contrast to the way the TX must function. This is because there is no requirement to accommodate Burst Control Words on the receive side LBUS (they have already been processed) and therefore packets can be packed as efficiently as possible when they arrive.

#### *Bus Rules*

Several rules govern the successful use of the segmented LBUS protocol.

#### **Segment Ordering**

The 128-bit segments are ordered 0 to 3. The first of the 128-bit transfers occurs on segment 0, the second on segment 1, and so forth. During each local bus clock cycle that data is transferred on the segmented LBUS, segment 0 must be active. The segmented bus is aligned such that the first bit of the incoming data is placed at the MSB of segment 0.



#### <span id="page-58-0"></span>**Active Segments**

Data is transferred in a segment on the TX interface when the corresponding  $tx = \text{main}$ is a value of 1. The TX interface buffers data and does not forward until it has a sufficient quantity. Therefore, it is acceptable to have clock cycles in which none of the  $tx =main\&N$ signals are active. However, during a clock cycle with  $tx$  enain0 active, segments must be filled in sequence with no gaps between active segments. The following are some of the illegal combinations of  $tx$  enain $\langle N \rangle$ :

tx\_enain0=0, tx\_enain1=1, tx\_enain2=1, tx\_enain3=1

tx enain0=1, tx enain1=0, tx enain2=1, tx enain3=1

tx enain0=1, tx enain1=1, tx enain2=0, tx enain3=1

Data is transferred in a segment on the RX interface when the corresponding rx enain<N> is a value of 1. Similarly, the RX interface buffers data and does not forward until it has a sufficient quantity. Therefore, there will be clock cycles in which none of the rx enain<N> signals are active.

#### **TX Back-Pressure**

The optimal use of bandwidth requires that TX Local bus data be able to be written at a rate faster than can be delivered on the serial interface. This means that there must be back pressure, or flow-control, on the TX segmented LBUS. The signals used to implement back-pressure are tx rdyout and tx ovfout. These signals are common for all segments and operate in the same manner as with the regular LBUS. When responding to back-pressure during a clock cycle, none of the  $tx$  enain<N> can be active.

#### **Gaps**

The purpose of the segmented LBUS is to provide a means to optimally use the data bus. Therefore, as discussed in the section [Active Segments](#page-58-0), segments must be filled in sequence with no gaps between used segments. However, if a segment has an EOP, the following segments might be inactive. For example, the following are permitted during a single clock cycle:

tx\_enain0=1 tx\_eopin0=0 tx\_enain1=1 tx\_eopin1=0

tx enain2=1 tx eopin2=1 tx enain3=0 tx eopin3=0

or

tx\_enain0=1 tx\_eopin0=0 tx\_enain1=1 tx\_eopin1=1

tx\_enain2=0 tx\_eopin2=0 tx\_enain3=0 tx\_eopin3=0

or



tx\_enain0=1 tx\_eopin0=1 tx\_enain1=0 tx\_eopin1=0

tx\_enain2=0 tx\_eopin2=0 tx\_enain3=0 tx\_eopin3=0

### *Examples*

The following examples illustrate segmented LBUS cycles covering various combinations of SoP, Dat (data in the middle of a packet), EOP, and idle (no data on the bus). Valid and invalid cycles are shown.

The segmented LBUS is assumed to be 512 bits wide and each segment is 128 bits wide (16 bytes). The TX direction is illustrated. The RX direction has analogous behavior but there will be no invalid cycles on the receive segmented LBUS. Unlike the TX, the RX is able to transfer two packets in one cycle, for example, with two SoP and two EOP, due to the removal of overhead.

It is assumed that Packet Mode is being used.

#### **Valid Cycles**

[Table 3-3](#page-59-0) and [Table 3-4](#page-59-1) show many possible valid TX segmented LBUS cycles. In these examples, BurstMax has been set to 256 and BurstShort to 64. The different shadings represent different bursts from different packets.

Clock Cycle		2	3	4	5	6		8	9	10
seg0	SoP	idle	SoP	SoP	Dat	Dat	idle	Dat	SoP	idle
seg1	Dat	idle	Dat	Dat	EoP	Dat	idle	Dat	Dat	idle
seg2	Dat	idle	Dat	Dat	SoP	Dat	idle	Dat	Dat	idle
seg3	EoP	idle	EoP	Dat	Dat	Dat	idle	EoP	Dat	idle
tx_rdyout	1					1	$\mathbf 0$		0	0
tx ovfout	$\mathbf 0$	$\mathbf 0$	0	0	0	$\mathbf 0$	0	0	0	0

<span id="page-59-0"></span>*Table 3-3:* **Segmented LBUS Valid Cycles (BurstMax = 256 and BurstMax = 64)**

<span id="page-59-1"></span>





#### **Invalid Cycles**

[Table 3-5](#page-60-0) shows several invalid TX segmented LBUS cycles as indicated by the asterisks. In these examples, BurstMax has been set to 256 and BurstShort to 64.



#### <span id="page-60-0"></span>*Table 3-5:* **Invalid Segmented LBUS Cycles**

- Cycle 3 is not valid because it contains two SoPs.
- Cycle 5 does not contain an EoP even though there is an SoP in the next cycle.

**Note:** In Burst Interleaved mode this would be permitted because the current packet will be ended in a later cycle.

- Cycle 6 has an SoP even though the preceding packet was not closed with an EoP. This sequence is not permitted by the LBUS rules and results in undefined behavior.
- Cycle 7 contains idles even though there is no EoP or BurstMax.
- Cycle 9 contains an idle segment during a packet transfer which is not permitted by the segmented LBUS rules.
- Cycle 18 is not permitted because a data transfer is being performed even though tx rdyout has been deasserted for eight consecutive cycle.
- Cycle 19 must never be performed because  $tx$  ovfout has been asserted. In the event of tx\_ovfout being asserted, the TX should be reset.

#### *Burst Rules*

The segmented LBUS requires that certain rules be followed to obtain the correct Interlaken burst behavior. These are described in the following subsections.

#### **Burst Length**

In Interlaken, a burst is defined as the number of 64-bit data words between two control words. Data for different channels can be interleaved between control words. The Segmented LBUS requires that bursts, not ending with an EOP, be multiples of the full width of the segmented LBUS. Consequently, for a Segmented LBUS with four segments, bursts, not ending with an EOP, must be 64-bytes, 128-bytes, 192-bytes, 256-bytes, and so forth.



The Interlaken specification describes an enhanced scheduling algorithm. The previous example is the same as a scheduler with the enhanced algorithm that has a BurstMin of 64-bytes.

#### **Burst Control Words**

Burst Control Words are either forced through a tx sopin<N> and tx bctlin<N> input, forced through a change of channel on  $tx$  chanin<N>, or implied by the value of BurstMax. The Segmented LBUS requires that there be only one Burst Control Word per clock cycle. Consequently, two bursts, implied or forced, cannot begin in the same clock cycle. The signal stat tx burst err is asserted if two Burst Control Words occur in the same cycle.

#### **BurstShort**

BurstShort must be at least equal to the total LBUS width AND a multiple of 32 bytes. For a 512-bit segmented LBUS, BurstShort can be 64 bytes, 96 bytes, 128 bytes, and so on up to 256 bytes. BurstShort must always be less than or equal to BurstMax.

The Segmented LBUS in the TX core never violates the BurstShort value set by the tx ctl burstshort input bus. However, more than the absolute minimum required number of idle control words can be injected depending on the burst size and which segment the burst ends. Xilinx requires designing the transmitting scheduler so that burst sizes are always equal to BurstMax except for the last two transfers of a packet (EOP and EOP-1).

The required value of BurstShort must be matched by the link partner.

#### **BurstMax Requirements**

BurstMax must be greater than or equal to BurstShort. BurstMax must be a multiple of 64 bytes. The required value of BurstMax must be matched by the link partner.

#### **Enhanced Scheduling**

The segmented LBUS must be used in conjunction with the enhanced scheduling algorithm described in the Interlaken Protocol Definition. Among the requirements of this algorithm are:

- All bursts except the last two must be equal to BurstMax.
- Bursts must be written to the LBUS in their entirety before changing channels or writing the next burst.
- The last two bursts of a packet are delineated using bctlin and by knowing the value of BurstMin.



#### **BurstMin Requirements**

BurstMin must be less than or equal to half BurstMax and a multiple of the LBUS width.

#### **Channel Changes**

Channel changes are only permitted after a burst has been fully written to the LBUS.

# **Status/Control Interface**

The Status/Control interface allows you to set up the Interlaken IP core configuration and monitor the Interlaken IP core status. The following sections describe the various Status and Control signals.

*Note:* Most of the following status signal descriptions assume a good understanding of the Interlaken Protocol. See the Interlaken Protocol Definition Revision 1.2 document for more details.

# **RX Meta Frame Status**

The Interlaken protocol requires that each lane align or synchronize to incoming words using the procedure described in the Interlaken specification. The Interlaken IP core provides status bits to indicate the state of word boundary synchronization and lane alignment. All signals are synchronous with the rising-edge of LBUS CLK and a detailed description of each signal is included in this section.

### *STAT\_RX\_SYNCED[11:0]*

When a bit of this bus is 0, it indicates that word boundary synchronization of the corresponding lane is not complete or that an error has occurred as identified by another status bit.

When a bit of this bus is 1, it indicates that the corresponding lane is word boundary synchronized and is receiving Meta Frame Synchronization Words and Scrambler State Control Words as expected.





# *STAT\_RX\_SYNCED\_ERR[11:0]*

When a bit of this bus is 1, it indicates one of several possible failures on the corresponding lane:

- Word boundary synchronization in the lane was not possible using Framing bits [65:64].
- After word boundary synchronization in the lane was achieved, errors were detected on Framing bits [65:64].
- After word boundary synchronization in the lane was achieved, a valid Meta Frame Synchronization Word was never received.

The bits of the bus remain asserted until word boundary synchronization occurs or until some other error or failure is signaled for the corresponding lane.

## *STAT\_RX\_MF\_LEN\_ERR[11:0]*

When a bit of this bus is 1, it indicates that Meta Frame Synchronization Words are being received but not at the expected rate in the corresponding lane. The transmitter and receiver must be re-configured with the same Meta Frame length.

The bits of the bus remain asserted until word boundary synchronization occurs or until some other error or failure is signaled for the corresponding lane.

# *STAT\_RX\_MF\_REPEAT\_ERR[11:0]*

After word boundary synchronization is achieved in a lane, if a bit of this bus is a 1, it indicates one of the following:

- Four consecutive invalid Meta Frame Synchronization Words were detected in the corresponding lane.
- Three consecutive invalid Scrambler State Control Words were detected in the corresponding lane.

The bits of the bus remain asserted until word boundary synchronization occurs or until some other error or failure is signaled for the corresponding lane.

# *STAT\_RX\_DESCRAM\_ERR[11:0]*

When a bit of this bus is 1, it indicates that a Scrambler State Control Word with an unexpected value was received on the corresponding lane. This bit is only asserted after word boundary synchronization is achieved. This output is asserted for one clock period each time a descrambler error is detected.





# *STAT\_RX\_MF\_ERR[11:0]*

When a bit of this bus is 1, it indicates that an invalid Meta Frame Synchronization Word was received on the corresponding lane. This bit is only asserted after word boundary synchronization is achieved. This output is asserted for one clock period each time an invalid Meta Frame Synchronization Word is detected.

### *STAT\_RX\_ALIGNED*

When  $STAT$  RX ALIGNED is a value of 1, all of the lanes are aligned or de-skewed as explained in the Interlaken specification and the receiver is ready to receive packet data.

### *STAT\_RX\_ALIGNED\_ERR*

When STAT\_RX\_ALIGNED\_ERR is a value of 1, one of the following occurs:

- Lane alignment fails after several attempts
- Lane alignment is lost (STAT\_RX\_ALIGNED is asserted and then it is negated)

## *STAT\_RX\_FRAMING\_ERR[11:0]*

When a bit of this bus is 1, an illegal framing pattern is detected on the corresponding lane after word boundary synchronization. If this error is detected after lane alignment, the error is treated like a CRC24 error.

This output is asserted for one clock period each time an illegal framing pattern is detected.

# **RX Error Status**

The Interlaken IP core provides status signals to identify Interlaken data transmission protocol violations in sequences of Control and Data words. These are errors independent of the status of the Meta Frame. Generally, these signals do not indicate a failure on the part of the sending transmitter but some type of corruption during the transmission.

All signals are synchronous with the rising-edge of  $L$ BUS\_CLK and a detailed description of each signal follows.

### *STAT\_RX\_CRC24\_ERR*

When this signal is a value of 1, it indicates that the error detection logic has identified a mismatch between the expected and received value of CRC24 in a Control Word.

Every time a CRC24 error is detected, all open packets are marked as containing errors as specified by the Interlaken Protocol specification. By definition, there is no mechanism provided by Interlaken to associate a CRC24 error with individual packets.

This signal is asserted for one clock period each time a CRC24 error is detected.



# *STAT\_RX\_MSOP\_ERR*

Packets received with a particular channel address must begin with a valid SOP. If data is detected for a particular channel without a valid SOP, this signal is asserted for a single Local bus clock cycle. Additionally, the required SOP is inserted before the data and an error is signaled in the EOP cycle by the  $RX$  ERROUT signal.

This signal is available as a status signal to indicate that a missing SOP error condition occurred. No indication is provided on the Local bus as to which packet had the missing SOP. The packet is marked as containing an error. This is because a missing SOP is almost always associated with other errors that cannot be associated with a particular packet.

The purpose of SOP insertion is to ensure that packets for a particular channel are always delivered on the RX Local bus beginning with an SOP and ending with an EOP to remove the need for user logic to perform bus protocol checking. The STAT\_RX\_MSOP\_ERR status signal indicates that this function is being performed and for most applications can be ignored.

## *STAT\_RX\_MEOP\_ERR*

Packets received with a particular channel address must begin with a valid SOP and end with a valid EOP. If an SOP is detected without receiving an EOP for the previous packet, this signal is asserted for a single Local bus clock cycle. Additionally, the extra SOP is deleted, the packets are merged together, and an error is signaled with the EOP by the RX ERROUT signal.

This signal is available as a status signal to indicate a missing EOP error condition occurred and that SOP deletion occurred. No indication is provided on the Local bus which packet is actually a merged packet. The packet is marked as containing an error. This is because a missing EOP is almost always associated with other errors that cannot be associated with a particular packet.

The purpose of SOP deletion is to ensure that packets for a particular channel are always delivered on the RX Local bus beginning with an SOP and ending with an EOP to remove the need for user logic to perform bus protocol checking. The STAT\_RX\_MEOP\_ERR status signal indicates that this function is being performed and for most applications can be ignored.

# *STAT\_RX\_BURST\_ERR*

This signal is asserted if:

- BurstShort violation is detected
- Burst length violation is detected

When this signal has a value of 1, it indicates one of the preceding burst errors has been detected. These errors are treated as CRC24 errors and all open packets are treated as being in error.



This signal is asserted for one clock period each time an error is detected.

A BurstShort error occurs when the spacing between Burst Control Words is less than the minimum RX BurstShort parameter which depends on the variant configuration. A burst length violation occurs when the length of a received burst, other than that ending with an EOP, is not a multiple of the LBUS width.

# **TX Rate Limiting**

The Interlaken IP core rate limiter can be used to reduce the overall Data Word transmission rate. This is achieved by transmitting Idle Control Words in between packet bursts to limit the effective data transfer rate. The purpose of transmitter rate limiting is to reduce buffering requirements by the receiving device and reduce the amount of flow-control stalling that can otherwise be required.

Rate limiting is not a substitute for flow control but something that should be used in conjunction with flow control when a receiver cannot continuously accept Data Words at the full rate.

The rate limiter uses a token bucket scheme. A token represents a single byte. When the token bucket contains at least BurstMax number of tokens, up to BurstMax bytes are sent. When that has completed, the transmitter waits until there are at least BurstMax number of tokens in the bucket again before sending more data. The token count goes negative if it is necessary to send a burst of data that cannot be interrupted.

The token bucket is refilled at a specified interval with some number of tokens. This interval is specified in terms of Local bus clock LBUS CLK cycles.

During each LBUS CLK cycle, eight tokens are drained for each Interlaken Data Word that is forwarded. This is true even for EOP Data Words that contain less than eight valid bytes.

A description of the signals that set the characteristics of the rate limiter follows. All signals are synchronous with the rising-edge of LBUS CLK.

# *CTL\_TX\_RLIM\_ENABLE*

When this input is a value of 1, the rate limiter is enabled. When this input is a value of 0, the rate limiter is disabled.

This input should only be changed from a 0 to a 1 after appropriate values have been put on CTL TX RLIM MAX, CTL TX RLIM DELTA, and CTL TX RLIM INTV.



# *CTL\_TX\_RLIM\_MAX[11:0]*

This input defines the maximum number of tokens in the bucket in terms of bytes (a value of 1, means 1 byte). The number of tokens in the bucket never exceed this value. This value must be at least BurstMax. (For example, if BurstMax is set for 256 bytes, this value should be at least 256).

The value of this input should not be changed when CTL TX RATE ENABLE is a value of 1.

*Note:* Xilinx has observed that rates closest to the expected rates are observed when CTL\_TX\_RLIM\_MAX is set to a value between 1 and 2 times the value of BurstMax.

### *CTL\_TX\_RLIM\_INTV[7:0]*

This input specifies the update interval: the number of Local bus clock cycle between additions to the token bucket. The value of this input should not be changed when CTL TX RLIM ENABLE is a value of 1.

*Note:* Xilinx recommends values between 8 and 32 for this input.

## *CTL\_TX\_RLIM\_DELTA[11:0]*

This input specifies how many tokens are to be added to the bucket after each interval. A token is equal to 1 byte. This value must be greater than 0. The value of this input should not be changed when CTL\_TX\_RLIM\_ENABLE is a value of 1.

*Note:* This value should be calculated based on the desired rate and the value in CTL\_TX\_RLIM\_INTV.

Example: Programming The Rate Limiter

Assuming the following:

- The Local bus clock frequency is 200 MHz
- BurstMax is 256 bytes
- The transmission rate is to be limited to 16 Gb/s (or 2 GB/s)
- The interval is arbitrarily chosen to be 16 Local bus clock cycles

The value for CTL TX RLIM DELTA is:

- = (Byte Rate \* Interval) / Local bus Frequency
- $=$   $(2^9 * 16) / (200^6)$
- $= 160$  bytes

The value for CTL TX RLIM MAX must be BurstMax (typically 256B) or greater. Different values result in different shaping of traffic. Simulations must be done to select the proper value to get the desired packet rate.





# **CRC32 Diagnostics Checking**

Interlaken implements a CRC32 check for each lane of the interface for monitoring the health of each lane. All signals are synchronous with the rising-edge of LBUS CLK. The Interlaken IP core uses the following two signals for this function:

# *STAT\_RX\_CRC32\_VALID[11:0]*

When a bit of this bus is 1, it indicates:

- The CRC32 in the most recently received Diagnostic Word on the corresponding lane was valid
- The corresponding lane is word boundary synchronized

When this bit is a value of 0, it indicates that a CRC32 error was detected or the corresponding lane is not word boundary synchronized.

## *STAT\_RX\_CRC32\_ERR[11:0]*

When a bit in this bus is 1, it indicates that after the corresponding lane was word boundary synchronized, a CRC32 error was detected. This output is asserted for one clock period each time a CRC32 error is detected.

*Note:* CRC32 errors do not affect word boundary synchronized. They are only reported as status indicators. Keep a count of how many CRC32 errors were detected for each lane to examine the health of each individual lane over a period of time.

*Note:* The checking of the Diagnostic Word only checks the CRC32 and does not check whether or not the unused bits of the Diagnostic Word, bits[57:34], are 0s as described in the specification.

# **Interlaken Status Messaging for the Receiver**

The Meta Frame Diagnostic words calculate a CRC32 over all the data within the Meta Frame in a lane to help diagnose errors. The Interlaken protocol provides for optional status messaging within these Diagnostic Words. This mechanism allows a Receiver to communicate, through the adjacent Transmitter or an out-of-band flow control interfaces, the health of each (received) lane and the overall health of the Receiver interface to the other device.

The results of received Diagnostic Words are described in the following subsections. All signals are synchronous with the rising-edge of LBUS CLK.



## *STAT\_RX\_DIAGWORD\_INTFSTAT[11:0]*

Each bit of this bus reflects the value of bit[32], the interface health (Status Bit 0), in the most recently received Diagnostic Word on the corresponding lane. The value of this bit should be considered invalid and ignored if the corresponding bit in STAT\_RX\_CRC32\_VALID[11:0] is a value of 0.

### *STAT\_RX\_DIAGWORD\_LANESTAT[11:0]*

Each bit of this bus reflects the value of bit[33], the lane health (Status Bit 1), in the most recently received Diagnostic Word on the corresponding lane. The value of this bit should be considered invalid and ignored if the corresponding bit in STAT\_RX\_CRC32\_VALID[11:0] is a value of 0.

# **Interlaken Status Messaging for the Transmitter**

The Transmitter is capable of inserting the Status Messaging as described in the Interlaken Protocol into the Meta Frame Diagnostics words. You should feed these inputs based on the health of the receiver.

All signals are synchronous with the rising-edge of LBUS  $CLK$  and a detailed description of each signal follows.

### *CTL\_TX\_DIAGWORD\_INTFSTAT*

This input is transmitted on bit[32], the interface health (Status Bit 0), of every Diagnostic Word on all of the lanes. A value of 1 is defined as a healthy condition.

You must drive proper data for this input. In typical applications, connect this input to the STAT RX ALIGNED output of the receiver block.

### *CTL\_TX\_DIAGWORD\_LANESTAT[11:0]*

Each bit of this bus is transmitted on bit[33], the lane health (Status Bit 1), of every Diagnostic Word for the corresponding lane. A value of 1 is defined to mean a healthy condition.

You must drive proper data for this input. In typical applications, connect this input to the STAT\_RX\_SYNCED[11:0] output of the receiver block.

# **Transmitter Multiple-Use Bits**

Interlaken defines an eight-bit field in each Control Word as "Multiple-Use" bits. These bits are transmitted with every Control Word that is sent and can be used to transmit any information. For example, one of the bits can be used to represent a link-level flow control status.



The Interlaken IP core provides a mechanism to set these bits to any desired value. All signals are synchronous with the rising-edge of LBUS CLK and a detailed description of each signal follows.

### *CTL\_TX\_MUBITS[7:0]*

These inputs control the information contained in bits [31:24] of the Control words generated by the Transmitter. The value of  $CTL$  TX MUBITS [0] appears in bit 24 of the next Control Word generated by the TX. The value of CTL TX MUBITS [1] appears in bit 25, and so forth.

The values on CTL\_TX\_MUBITS are completely ignored when retransmission is enabled by CTL TX RETRANS ENABLE=1.

The value of CTL TX MUBITS [7] is ignored when CTL TX CHAN EXT  $[1:0] = 2'h1$ .

The values of CTL\_TX\_MUBITS[7:6] are ignored when CTL\_TX\_CHAN\_EXT[1:0]=2'h2.

The values of CTL\_TX\_MUBITS[7:5] are ignored when CTL\_TX\_CHAN\_EXT[1:0]=2'h3.

# **Receiver Multiple-Use Bits**

Similar to the Transmitter, the Interlaken IP core extracts the "Multiple-Use" field from every received Control Word and outputs the information for your interpretation. All signals are synchronous with the rising-edge of LBUS CLK and a detailed description of each signal follows.

# *STAT\_RX\_MUBITS[7:0]*

When CTL RX RETRANS ENABLE=0, these outputs contain the information in bits  $[31:24]$ of the most recently received Control word. The value of Control Word bit [24] appears on STAT\_RX\_MUBITS [0]. The value of Control Word bit [25] appears on STAT\_RX\_MUBITS [1], and so forth.

When CTL RX RETRANS ENABLE=1, these outputs contain the information in bits [31:24] of the most recently received Burst Control word, that is, the Retransmission Sequence Number. This is the sequence number received for a burst that might or might not be forwarded to the LBUS. (STAT RX RETRANS SEQ reflects the sequence number of bursts being forwarded to the LBUS.) Like above, the value of Control Word bit [24] appears on STAT\_RX\_MUBITS [0]. The value of Control Word bit [25] appears on STAT RX MUBITS[1], and so forth.

When CTL\_RX\_CHAN\_EXT[1:0]=2'h1, STAT\_RX\_MUBITS[7] is always a value of 1'h0. When CTL\_RX\_CHAN\_EXT[1:0]=2'h2, STAT\_RX\_MUBITS[7:6] is always a value of 2'h0. When CTL RX CHAN EXT  $[1:0] = 2'h3$ , STAT RX MUBITS  $[7:5]$  is always a value of 3'h0.



# *STAT\_RX\_MUBITS\_UPDATED*

This output indicates that stat rx mubits has been updated and is asserted for one clock cycle.

# **Transmitter Flow-Control Inputs**

The Interlaken IP core implements the Interlaken in-band flow control mechanism as described in section 5.3.4 of the Interlaken Protocol Definition 1.2. This mechanism communicates XON/XOFF (for example, for different channels) using the In-Band Flow Control bits of Control words. Additionally, the Multiple-Use bits of Control Words can be used in a similar manner.

Inside each Interlaken Control Word are 16 bits of In-Band Flow Control information, bits[55:40], and a Reset Calendar bit, bit[56]. These bits are shared over the calendar length as described in the following subsections. The Interlaken core has a fixed calendar length and provides one transmit bit and one receive bit for each calendar entry.

By definition, XON is represented by 1, and XOFF is represented by 0 for both the Transmitter and the Receiver. All signals are synchronous with the rising-edge of LBUS CLK and a detailed description of each signal follows.

# *CTL\_TX\_FC\_STAT[255:0]*

There is full flexibility to implement any mechanism to handle system-wide flow control. The Interlaken IP core Transmitter inputs the supplied calendar information and packs it into the Interlaken Control words and transmits it over the link.

This mechanism allows you to take the system wide parameters into account and optimize the buffering by implementing the most optimum flow control mechanism.

The operation is as described in the Interlaken specification. The first calendar entry, CTL TX FC STAT  $[0]$ , is sent in bit $[55]$  of a Control Word with the Reset Calendar bit, bit[56], set to a value of 1. The next calendar entry,  $CTL$  TX FC STAT[1], is sent in bit[54] of the same Control Word and so on to bit[40]. The 17th calendar entry, CTL TX FC STAT  $[16]$ , is sent in bit $[55]$  of the next Control Word that has the Reset Calendar bit, bit[56], set to a value of 0, and so forth.

# *CTL\_TX\_FC\_CALLEN[3:0]*

The flow control calendar length can be shorter than 256 bits. When  $CTL$  TX FC CALLEN is a value of 0, the calendar length becomes 16 and only CTL TX FC STAT [15:0] are used. When CTL TX FC CALLEN is a value of 1, the calendar length becomes 32 only CTL TX FC STAT [31:0] are used. And so forth. The valid settings for calendar length are as follows:


 $0x00 = 16$  entries  $0x01 = 32$  entries  $0x03 = 64$  entries  $0x07 = 128$  entries  $0x0F = 256$  entries

All other values are reserved.

*Note:* This input should be static and must only be changed during reset.

## **Receiver Flow-Control Outputs**

The Interlaken IP core Receiver automatically extracts the flow control information received over the link and outputs the information. You can then interpret the flow control status and take the appropriate action if required.

By definition, XON is represented by 1, and XOFF is represented by 0 for both the Transmitter and the Receiver. All signals are synchronous with the rising-edge of LBUS CLK and a detailed description of each signal follows.

## *STAT\_RX\_FC\_STAT[255:0]*

The operation is as described in the Interlaken specification. The first calendar entry, STAT\_RX\_FC\_STAT [0], is received from bit[55] of a Control Word with the Reset Calendar bit, bit[56], set to a value of 1. The next calendar entry,  $STAT$  RX FC  $STAT$ [1], is received from bit[54] of the same Control Word and so on. The 17th calendar entry, STAT\_RX\_FC\_STAT [16], is received from bit[55] the next Control Word that has the Reset Calendar bit, bit[56], set to a value of 0, and so forth.

# **Transceiver Interface**

The integrated IP core for Interlaken uses the transceiver in "RAW mode" by bypassing of the encoder/decoder and gearboxes; but can use the RX elastic buffer.

Also there are restrictions and limitations as to which serial transceivers you can use to implement Interlaken. Following are the rules:

- Interlaken GTs have to be contiguous
- Interlaken on the left column must map to GTs on the left column
- Interlaken on the right column must map to GTs on the right column
- Interlaken must be implemented within an SLR



• Each Interlaken block can only connect to the GT directly adjacent and two up/down quads.



**RECOMMENDED:** *For transceiver selections outside of these rules, contact Xilinx Technical Support or your local FAE.* 

# **Protocol Bypass (Lane Logic Only) Interface**

The protocol bypass (lane logic only) interface helps the Integrated Interlaken core bypass the protocol logic and enables direct user access to the lane logic function. This allows you to build a fully featured Interlaken core by leveraging existing integrated lane logic and soft protocol logic.

On UltraScale devices, the maximum rate for each lane through the protocol bypass interface is 12.5 Gb/s for a maximum aggregate throughput of 150 Gb/s (12 x 12.5 Gb/s). Whereas on UltraScale+™ devices, each lane supports up to 25.78125 Gb/s through the protocol bypass interface for a maximum aggregate throughput of 300 Gb/s (12 x 25.78125 Gb/s). The interface to the transceivers is a 64-bit "RAW" interface, with the gearbox function performed in the Interlaken IP core. All lanes support 64B/67B encoding/decoding, synchronization and scrambling required by the Interlaken Protocol.

On Virtex® UltraScale+ devices, the protocol bypass (lane logic only) interface can be used along with Xilinx soft protocol logic to build Interlaken cores with overall bandwidth of up to 300 Gb/s. For more details, see the *Interlaken 600G v1.2 LogiCORE IP Product Guide*  (PG209) [\[Ref 20\]](#page-191-0).

# **Retransmission Feature**

The retransmission feature is used to automatically re-transmit bursts in the event of a CRC24 error. The retransmission feature of the Integrated Interlaken IP core implements retransmission as defined in the Interlaken Retransmit Extension v1.2 from the Interlaken alliance [\[Ref 2\]](#page-191-1).

Bursts need to be stored in a buffer in case they need to be re-transmitted. Because the number of bursts to be maintained is implementation-specific, the memory to store the bursts is external to the Integrated Interlaken IP core.

Retransmission is signaled over the slower out-of-band flow control (OOBFC) interface which has its own independent CRC checking. At least one bit in the OOBFC calendar is assigned to request retransmission. The position of this bit must be known to both ends of the interface.



The retransmission feature only works in burst-interleaved mode, as controlled by CTL\_RX\_PACKET\_MODE. Retransmission is enabled with the CTL\_TX\_RETRANS\_ENABLE and CT1 RX RETRANS ENABLE signals.



**IMPORTANT:** *When the RX retransmission is enabled (CTL\_RX\_RETRANS\_ENABLE = 1), the RX must operate in the burst-interleaved mode (CTL\_RX\_PACKET\_MODE = 0).*

When the TX retransmission is enabled (CTL\_TX\_RETRANS\_ENABLE=1), you should not stall in the middle of a burst on the LBUS if  $tx$   $rdy$ out is asserted. This is required for reliable operation of retransmission.

# **Multiplier**

The Interlaken Retransmission Protocol Extension v1.2 defines a sequence number multiplier. The sequence number is contained in the Multiple-Use bits of a Burst Control Word. The multiplier causes the same sequence number to be transmitted for multiple bursts thus implying a sub-sequence number.

The Channel Extension bits can also be contained in the Multiple-Use bits of a Burst Control Word. This can limit the maximum number of sequence numbers. The multiplier extends the number of bursts in a sequence. For example, if the channel extension is set to 256 channels and the sequence multiplier to x32, the maximum sequence length is 8192 bursts. However, if the channel extension is set to 2048, the maximum sequence length is 1024 bursts.

The Interlaken integrated IP core supports sequence number multipliers of 1, 2, 4, 8, 16, and 32.

*Note:* The corresponding link partner TX and RX cores should be configured with the same multiplier value.

## **Sequence Discontinuity**

Key to the robust operation of the retransmission protocol is the correct generation and detection of a valid sequence discontinuity. A valid sequence discontinuity is the mechanism the TX uses to indicate that it has begun retransmission and the mechanism the RX uses to identify the start of retransmission.

A valid sequence discontinuity is defined as follows:

"A sequence discontinuity is an unexpected change in primary sequence numbers between Burst Control Words without any CRC24 errors in between."

For example, suppose a burst with a primary sequence number of 157 is received, followed by numerous Idle Control Words without CRC24 errors, followed by another burst with a primary sequence number of 123. This is a sequence discontinuity. Zero or more Idle Control Words without CRC24 errors can appear between the pair of Burst Control Words.



If one or more of the Idle Control Words in between the pair of Burst Control Words has a CRC24 error, the pair is not recognized as a valid sequence discontinuity.

This definition of a valid sequence discontinuity is unambiguous and ensures robust operation. If the transmitter follows the preceding rule, it will generate sequence discontinuities that can be positively identified.

If a valid sequence discontinuity cannot be positively identified, the RX will again request retransmission if configured to do so.

## **Latency**

The retransmission protocol relies on a circular buffer in the transmitter and possible re-requests in order to positively identify a discontinuity. Sizing the buffer and configuring the timer(s) depends on latency in the system — the time from request for retransmission to the receipt of a sequence discontinuity. This parameter is referred to as the request-to-discontinuity latency and is usually measured in terms of Interlaken words.

## **Rate Limiter**

As correct operation of the retransmission protocol is dependent upon latency, Xilinx recommends that the rate limiter in the TX not be used when retransmission mode is enabled.



**IMPORTANT:** *Xilinx recommends that the rate limiter in the TX should not be used when retransmission mode is enabled.*

# **Transmit**

TX retransmission logic contains a circular buffer and an optional error injector.

The TX retransmission buffer memory is separate and not integrated into the main IP. It connects to the Integrated Interlaken IP core via a set of RAM ports.

## *Connecting the TX Retransmission Buffer RAM*

Data to be transmitted is written into the TX LBUS interface. When the CTL TX RETRANS ENABLE is enabled, the TX retransmission logic writes the TX data into the retransmission buffer using the signals STAT\_TX\_RETRANS\_RAM\_WDATA, STAT\_TX\_RETRANS\_RAM\_WE\_Bx, and STAT\_TX\_RETRANS\_RAM\_WADDR. Data is read from the buffer using the signals CTL\_TX\_RETRANS\_RAM\_RDATA, STAT\_TX\_RETRANS\_RAM\_RD\_Bx, and STAT\_TX\_RETRANS\_RAM\_RADDR.



The buffer can contain up to four banks. Each bank consists of 11 parallel instances of 64x512 RAMB36 SDP block RAM to create a memory that is 644 bits wide and 512 entries deep. Each RAM is configured with DO\_REG=1. The number of banks required depends upon latency and is selected using the inputs  $CTL$  TX RETRANS RAM BANKS [1:0].

All banks share a common write bus and write address. Each bank has its own write enable signal: STAT\_TX\_RETRANS\_RAM\_WE\_Bx.

All banks share a common read address. Each bank has its own read enable signal: STAT\_TX\_RETRANS\_RAM\_RD\_Bx. The read output of each bank goes into a 4:1 multiplexer. Bank 0 is selected when the multiplexer select signals are a value of 0. Bank 1 is selected when the multiplexer select signals are a value of 1. And so forth. The signals STAT\_TX\_RETRANS\_RAM\_RSEL are used to control the multiplexer.

The output of the multiplexer goes to a flip-flop pipeline stage which need not be reset. The output of pipeline stage goes to CTL\_TX\_RETRANS\_RAM\_RDATA.



### See [Figure 3-5](#page-77-0).

<span id="page-77-0"></span>

*Figure 3-5:* **TX Retransmission Buffer RAM Connections**





In UltraScale+ devices, the TX retransmission logic is enhanced to allow up to two stages of pipeline in the fabric for all signals on the write path to the RAM banks.

### *Configuring the TX Retransmission Buffer Depth*

The input CTL TX RETRANS DEPTH (which is set through the DRP interface) is used to set the maximum number of eight Interlaken word entries to be stored in the retransmission buffer. This value should be between two and three times the greater of the values assigned to CTL\_RX\_RETRANS\_TIMER1 and CTL\_RX\_RETRANS\_TIMER2 and then divided by eight.

For example, if CTL RX RETRANS TIMER1 has a value of 20 and CTL RX RETRANS TIMER2 has a value of 2000, the CTL TX RETRANS DEPTH should be set to a value of about 625. Similarly, if CTL RX\_RETRANS\_TIMER1 has a value of 2500 and CTL\_RX\_RETRANS\_TIMER2 has a value of 0, the CTL\_TX\_RETRANS\_DEPTH should be set to a value of about 782.

There must be sufficient depth in the TX retransmission buffer to contain at least five different sequence numbers when maximum sized bursts are stored. The total number of bursts required is affected by the multiplier in use. Thus, the minimum depth of the TX retransmission buffer can be found by satisfying the following equation:

CTL\_TX\_RETRANS\_DEPTH > (multiplier \* 33 \* 5) / 8

For example, if the multiplier is 1, the minimum number of entries required for the retransmission buffer depth is 21. If the multiplier is 2, the minimum number of entries required for the retransmission buffer depth is 42. And so forth.

Generally, the minimum depth requirement is easily met by the latency in the system.

### *Selecting a Sequence Multiplier*

The best value for the sequence multiplier is one that is no larger than it needs to be but ensures that there is no wrap-around of sequence numbers as contained in the available Multiple-Use bits of a Burst Control Word.

If the channel extension is set to 256 channels, the multiplier is found by satisfying the following equation:

multiplier \* 126 < CTL\_TX\_RETRANS\_DEPTH \*AND\*

multiplier \* 252 >= CTL\_TX\_RETRANS\_DEPTH

If the multiplier is 1, the buffer should be no deeper than 252 which ensures no sequence number appears more than once in the buffer when minimum sized bursts are stored. If the multiplier is 2, the buffer should be no deeper than 504 which ensures no sequence number appears more than twice in the buffer when minimum sized bursts are stored.



If the multiplier is 4, the buffer should be no deeper than 1008 which ensures no sequence number appears more than four times in the buffer when minimum sized bursts are stored. And so forth.

If the channel extension is set to something greater than 256 channels, the number of bits available for sequence numbers in the Multiple-Use bits of a Burst Control Word is reduced. Thus, if the channel extension is set to 512 channels, the multiplier is found by satisfying the following:

```
multiplier * 62 < CTL TX RETRANS DEPTH *AND*
```

```
 multiplier * 124 >= CTL_TX_RETRANS_DEPTH
```
If the channel extension is set to 1024 channels, the multiplier is found by satisfying the following:

multiplier \* 30 < CTL\_TX\_RETRANS\_DEPTH \*AND\*

multiplier \* 60 >= CTL\_TX\_RETRANS\_DEPTH

If the channel extension is set to 2048 channels, the multiplier is found by satisfying the following:

```
 multiplier * 14 < CTL_TX_RETRANS_DEPTH *AND*
```
multiplier \* 28 >= CTL\_TX\_RETRANS\_DEPTH

Both the TX and RX link partners must be assigned the same multiplier.



**IMPORTANT:** *Sequence multipliers of 1 and 2 are aggressive settings that require careful analysis of the request-to-discontinuity latency in the system. You must use the technique described in the [Measuring](#page-81-0)  [Request-to-Discontinuity Latency](#page-81-0) section to measure the request-to-discontinuity and set the retransmission parameters accordingly.*

## *Error Injector*

The Integrated Interlaken IP core includes the ability to inject a bit error as recommended in section 2.6 of the Interlaken Retransmission Protocol Extension v1.2.

This error injector forces a pseudo-random single bit error on the selected lane without regard for regular Control Words, Data Words, or Meta Frame Words. Consequently, the injected error might not necessarily result in a CRC24 error that will cause a request for retransmission.

When the RX is aligned, at least one of the following signals will indicate that a bit error was detected:



- STAT\_RX\_CRC32\_ERR
- STAT\_RX\_FRAMING\_ERR
- STAT\_RX\_DESCRAM\_ERR

For example, if a single bit error was injected on lane 3, at least one of:

### STAT\_RX\_CRC32\_ERR[3], or

STAT\_RX\_FRAMING\_ERR[3], or

### STAT\_RX\_DESCRAM\_ERR[3]

on the RX will be asserted for a single clock cycle. Retransmission only occurs if a CRC24 error is detected in a regular Control or Data Word.

The following ports on the Interlaken core are associated with the single bit error injector feature:

- CTL\_TX\_ERRINJ\_BITERR\_GO
- CTL\_TX\_ERRINJ\_BITERR\_DONE
- CTL TX ERRINJ BITERR LANE [3:0]

A lane is selected via CTL\_TX\_ERRINJ\_BITERR\_LANE. CTL\_TX\_ERRINJ\_BITERR\_GO is asserted for a single clock cycle. When CTL TX ERRINJ BITERR DONE is a value of 1 again, you can change the value of CTL\_TX\_ERRINJ\_BITERR\_LANE and initiate another error with CTL\_TX\_ERRINJ\_BITERR\_GO again.

### *Connection to Out-Of-Band Flow Control Transmitter*

The input CTL\_TX\_RETRANS\_REQ should be connected to one of the  $rx$  fc outputs on the RX Out-Of-Band Flow Control module. The corresponding  $rx$  update signal should be connected to the CTL\_TX\_RETRANS\_REQ\_VALID input.

Retransmission is only initiated when retransmission is enabled, there is sufficient data in the buffer, and both CTL\_TX\_RETRANS\_REQ and CTL\_TX\_RETRANS\_REQ\_VALID are a value of 1 in the same clock cycle. A subsequent request for retransmission will be ignored unless it is proceeded by a clock cycle in which  $CTL$  TX RETRANS REQ is a value of 0 and CTL TX RETRANS REQ VALID is a value of 1. This is in keeping with the requirement in section 2.2.1 of the Interlaken Retransmission Protocol Extension v1.2 which states:

"The bit in the calendar must be deasserted, set to Xoff, before another retransmit request can be signaled."



### *Burst Error*

When the TX begins switching from sending standard data to retransmitted data, the last burst of standard data might contain a burst length error. This will be signaled by the STAT\_TX\_BURST\_ERR signal on the Interlaken core and can be ignored. However, should STAT\_TX\_BURST\_ERR be asserted at any other time, it indicates a badly formed burst might be transmitted.

## **Receive**

The RX retransmission buffer is integrated within the Integrated Interlaken IP block.

### *Start-up*

After reset, the retransmission logic in the RX does not become active immediately. It must receive several bursts so it can correctly determine the implied sub-sequence numbers.

The RX is self-synchronizing and does not require that the first burst sequence number it receives be 0 or some other value.

### <span id="page-81-0"></span>*Measuring Request-to-Discontinuity Latency*

In order for the retransmission logic in the RX to operate correctly, the inputs CTL RX RETRANS TIMER1 and CTL RX RETRANS TIMER2 must be configured with suitable values based on the maximum request-to-discontinuity latency.

Each time the RX makes a request for retransmission, a counter begins counting from 0 and continues until a sequence discontinuity is detected or the counter reaches its limit. The result of this counter is available on the port STAT\_RX\_RETRANS\_LATENCY[15:0].

A request for retransmission can be forced by asserting the input CTL RX RETRANS FORCE REQ for a single clock cycle.

In order to measure the request-to-discontinuity latency, the TX core must be configured appropriately. Some RAM needs to be available for buffering and CTL TX RETRANS ENABLE must be a value of 1. The TX must respond to CTL\_TX\_RETRANS\_REQ with the assertion of STAT\_TX\_RETRANS\_BUSY. It is not necessary to have the correct amount of RAM to determine the latency. All that has to happen is that the TX core generate a discontinuity in response to a request for retransmission.

The timers CTL\_RX\_RETRANS\_TIMER1 and CTL\_RX\_RETRANS\_TIMER2 need not be set in order to determine the latency. A retransmission multiplier of 16 or 32 can be chosen. When the latency is determined, these values and the TX buffer depth can be adjusted.

The request-to-discontinuity latency can be measured using the following technique:



- A retransmission capable TX continually sends packets.
- CTL RX RETRANS RETRY is initialized to a value of 0.
- Assign CTL RX RETRANS RESET MODE a value of 0.
- Wait until STAT\_RX\_RETRANS\_STATE equals 3'b001.
- Assert CTL RX RETRANS FORCE REQ for a single clock cycle.
- Wait for STAT\_RX\_RETRANS\_RETRY\_ERR to be asserted.
- Assert CTL RX RETRANS RESET for a single clock cycle.
- Read the resulting value from STAT\_RX\_RETRANS\_LATENCY.
- Assign CTL RX RETRANS RESET MODE a value of 1.
- Assert CTL RX RETRANS ERRIN for a single clock cycle.
- Assert CTL RX RETRANS RESET for a single clock cycle.

When STAT\_RX\_RETRANS\_RETRY\_ERR is asserted, STAT\_RX\_RETRANS\_STATE should equal 3'b110 and STAT\_RX\_RETRANS\_LATENCY should be cleared to a value of 16'h0000. With CTL RX RETRANS RESET MODE equal to 0, asserting CTL\_RX\_RETRANS\_RESET a single cycle should cause STAT\_RX\_RETRANS\_STATE to change to 3'b111 and then to 3'b100 and STAT\_RX\_RETRANS\_LATENCY should be updated with the measured latency. When the latency is read, asserting CTL\_RX\_RETRANS\_ERRIN should cause STAT\_RX\_RETRANS\_STATE to change to 3'b110. With CTL RX RETRANS RESET MODE equal to 1, asserting CTL RX RETRANS RESET a single cycle should cause STAT\_RX\_RETRANS\_STATE to change to 3'b111 and then to 3'b000.

The resulting value of STAT\_RX\_RETRANS\_LATENCY is the number of Interlaken Words received during the interval between the request for retransmission and the receipt of a valid sequence discontinuity or in other words, the request-to-discontinuity latency. The process should be repeated several times and the maximum value recorded to configure the timers.

### *Timer Modes and Configuration*

There are two timers that govern the operation of the retransmission logic in the RX:

- timer1 (Short Timer), configured with the input CTL RX RETRANS TIMER1, and
- timer2 (Long Timer), configured with the input CTL RX RETRANS TIMER2

These timers are configured in terms of Interlaken words that are received during the desired period. For example, assume a configuration of 12 lanes at 5 Gb/s. Each Interlaken word received represents a period of:



 $= (67 * 200 \text{ ps}) / 12$ 

 $= 1.12$  ns

Therefore to program a timer with a period of 224 ns, it should be configured with a value of 200.

There are two ways to use the timers.

### **Mode 1**

This is the mode of operation if both timer1 and timer2 are configured with non-zero values. Both timers begin counting when a CRC24 error is detected and a request for retransmission is signaled.

In this mode, timer1 ignores "any possible short term secondary errors", including CRC24 errors, and also valid sequence discontinuities. If timer2 expires before a valid sequence discontinuity is detected, a re-request for retransmission immediately occurs. If a CRC24 error is detected after timer1 has expired but timer2 has not expired, another request for retransmission immediately occurs.

CTL\_RX\_RETRANS\_TIMER1 should be set to a value much less than the minimum request-to-discontinuity latency. However, if it is too low, it will not serve its intended purpose.

CTL\_RX\_RETRANS\_TIMER2 should be set to a value greater than the maximum request-to-discontinuity latency.

### **Mode 2**

This is the mode of operation if CTL RX RETRANS TIMER1 is set to a non-zero value and CTL RX RETRANS TIMER2 is set to a value of zero.

In this mode, while timer1 is counting, all CRC24 errors are ignored but valid sequence discontinuities are handled. This mode of operation is simpler because a valid sequence discontinuity is unambiguous and never contains any "short term secondary errors".

In this mode, CTL\_RX\_RETRANS\_TIMER1 should be set to a value greater than the maximum request-to-discontinuity latency and CTL RX RETRANS TIMER2 to a value of zero.

*Note:* Xilinx strongly recommends configuring the timers in Mode 2.



### *CRC24 Errors*

When aligned, every bit error received by the RX is identified by the assertion of one of the following:

- STAT\_RX\_CRC32\_ERR
- STAT\_RX\_FRAMING\_ERR
- STAT\_RX\_DESCRAM\_ERR

However, only errors that occur in regular Control and Data Words will result in a request for retransmission and these are identified by the assertion of STAT\_RX\_RETRANS\_CRC24\_ERR.

The purpose of the retransmission logic is to reduce the number of packets lost due to CRC24 errors. However, CRC24 errors are forwarded to the LBUS and handled as they would be in non-retransmission mode under the following circumstances:

- a fatal error occurs (retry timeout, etc.)
- a CRC24 error occurs during initialization

In these cases the signal STAT\_RX\_CRC24\_ERR is asserted to indicate the error.

### *Sequence Numbers*

In retransmission mode, the port STAT\_RX\_MUBITS reflects the value of bits 31:24 of the most recently received Burst Control Word or in other words, the most recently received primary sequence number. The signal STAT\_RX\_MUBITS\_UPDATED indicates an update on the port STAT\_RX\_MUBITS.

The outputs STAT\_RX\_RETRANS\_SEQ and STAT\_RX\_RETRANS\_SUBSEQ reflect the last good primary sequence and implied sub-sequence number forwarded to the RX LBUS.

The signal STAT\_RX\_RETRANS\_SEQ\_UPDATED indicates an update on the ports STAT\_RX\_RETRANS\_SEQ and STAT\_RX\_RETRANS\_SUBSEQ.

By comparing the values on these ports, the retransmission operation can be easily observed.

**Note:** The value of the implied sub-sequence number on the port STAT\_RX\_RETRANS\_SUBSEQ will not be correct until after the sequence has been established.



### *States*

When retransmission is enabled, the RX operates in eight different states. These can be monitored on the port STAT\_RX\_RETRANS\_STATE.

- State 000: Waiting for the initial bursts, forwarding data to RX LBUS
- State 001: Normal mode, forwarding data to RX LBUS
- State 010: A CRC24 error was detected and timer1 is counting
- State 011: Waiting for a Discontinuity while timer2 is counting
- State 100: Waiting to re-establish the implied burst sub-sequence
- State 101: Waiting for the expected sequence
- State 110: Fatal Error, waiting for assertion of CTL RX\_RETRANS\_RESET
- State 111: Fatal Error, waiting for negation of CTL RX RETRANS\_RESET

### *Fatal Errors*

There are several kinds of fatal errors from which the RX cannot recover from without intervention. These include loss of alignment, wrap around errors, and too many retries.

In order to recover from a fatal error, the signal CTL\_RX\_RETRANS\_ERRIN must be negated and the signal CTL\_RX\_RETRANS\_RESET must be asserted for several LBUS clock cycles and then negated. This action marks any open packets as having an error. Thereafter, the RX will continue to wait for the expected sequence or start as if it was reset depending upon the setting of CTL RX RETRANS RESET MODE.

### *Loss of Alignment*

The retransmission protocol does not specify what should happen during a loss of alignment and there is no obvious action the RX should take in such an event. Therefore, RX treats this as a fatal error if the output STAT\_RX\_ALIGNED\_ERR is connected to the input CTL RX RETRANS ERRIN. Otherwise loss of alignment is treated as a CRC24 error.

### *Retry Timer*

RX needs to perform retries in the event it cannot correctly identify a sequence discontinuity. Therefore, the input CTL RX\_RETRANS\_RETRY must be configured with a value of at least 2 for a reliable operation.

RX will re-request retransmission for a single error up to the value configured by CTL\_RX\_RETRANS\_RETRY. Thereafter STAT\_RX\_RETRANS\_RETRY\_ERR will be asserted and treated as a fatal error.



## *Wrap Around Timer*

The only kind of wrap-around error the RX can consistently detect is one that occurs after having received a discontinuity and then too many changes in the primary sequence numbers occur before the expected sequence arrives.

The value that should be assigned to CTL RX RETRANS WRAP TIMER is a value greater than the total number of primary sequence numbers that can be stored in the TX retransmission buffer. A value should be chosen that satisfies the following equation:

multiplier \* CTL\_RX\_RETRANS\_WRAP\_TIMER > CTL\_TX\_RETRANS\_DEPTH

where multiplier is the sequence multiplier, that is, one of 1, 2, 4, 8, 16, or 32.

If the channel extension is set to 256 channels, then the value for CTL\_RX\_RETRANS\_WRAP\_TIMER should be a non-zero value less than 252.

If the channel extension is set to 512 channels, then the value for CTL\_RX\_RETRANS\_WRAP\_TIMER should be a non-zero value less than 124.

If the channel extension is set to 1024 channels, then the value for CTL\_RX\_RETRANS\_WRAP\_TIMER should be a non-zero value less than 60.

If the channel extension is set to 2048 channels, then the value for CTL\_RX\_RETRANS\_WRAP\_TIMER should be a non-zero value less than 28.

After the wrap-around condition is detected, STAT\_RX\_RETRANS\_WRAP\_ERR is asserted and treated as a fatal error.

If unused, CTL RX RETRANS WRAP TIMER should be programmed with a value of 0.

### *Watchdog Timer*

The 32-bit watchdog timer is an optional timer which counts incoming Interlaken words while waiting for the expected sequence after a discontinuity has been detected. If the watchdog timer expires before the expected sequence is detected, STAT\_RX\_RETRANS\_WDOG\_ERR is asserted and treated as a fatal error. If unused, CTL RX RETRANS WDOG should be programmed with a value of 0.

### *Connection to Out-Of-Band Flow Control Transmitter*

The input CTL\_RX\_RETRANS\_ACK should be connected to one of the tx\_update outputs of the TX Out-Of-Band Flow Control module. The tx update signal is used to clear the **STAT\_RX\_RETRANS\_REQ** signal so the next message sent by the TX Out-Of-Band Flow Control module will not have the request bit set which is in keeping with the requirement in section 2.2.1 of the Interlaken Retransmission Protocol Extension v1.2 which states:





"The bit in the calendar must be deasserted, set to Xoff, before another retransmit request can be signaled."

The output STAT\_RX\_RETRANS\_REQ should be connected to one of the tx\_fc inputs of the TX Out-Of-Band Flow Control module that corresponds to the selected  $tx$  update signal. The length of the calendar affects the request-to-discontinuity latency. It might be desirable to have a separate Out-Of-Band Flow Control interface for retransmission requests.

### **Burst Error**

When the TX switches from sending standard data to retransmitted data, the last burst of standard data can contain a burst length error. This is signaled by the STAT\_RX\_BURST\_ERR signal but ignored for all other purposes. Should STAT\_RX\_BURST\_ERR be asserted at any other time, it indicates a burst length error that will be treated like a CRC24 error.

# **Dynamic Reconfiguration Port**

The dynamic reconfiguration port (DRP) allows the dynamic change of attributes in the integrated IP core for Interlaken. The DRP interface is a processor-friendly synchronous interface with an address bus (DRP ADDR) and separated data buses for reading (DRP DO) and writing (DRP DI) configuration data to the ILKN block. An enable signal (DRP EN), a read/write signal (DRP WE), and a ready/valid signal (DRP RDY) are the control signals that implement read and write operations, indicate operation completion, or indicate the availability of data.

For the DRP to work, a clock must be provided to the DRP CLK port. See the following data sheets for the maximum allowed clock frequencies.

- *Virtex UltraScale Architecture Data Sheet: DC and AC Switching Characteristics* (DS893) [\[Ref 5\]](#page-191-4)
- *Virtex UltraScale+ Architecture Data Sheet: DC and AC Switching Characteristics* (DS923) [\[Ref 17\]](#page-191-5)
- *Kintex UltraScale Architecture Data Sheet: DC and AC Switching Characteristics* [\(](https://www.xilinx.com/support/documentation/data_sheets/ds892-kintex-ultrascale-data-sheet.pdf)[DS892\)](https://www.xilinx.com/support/documentation/data_sheets/ds923-virtex-ultrascale-plus.pdf)  [\[Ref 17\]](#page-191-2)
- *Kintex UltraScale+ Architecture Data Sheet: DC and AC Switching Characteristics*  [\(](https://www.xilinx.com/support/documentation/data_sheets/ds892-kintex-ultrascale-data-sheet.pdf)[DS922\)](https://www.xilinx.com/support/documentation/data_sheets/ds923-virtex-ultrascale-plus.pdf) [\[Ref 19\]](#page-191-3)

The ILKN block must be held in reset when you want to dynamically change the attributes through the DRP. That is, TX\_RESET, RX\_RESET, TX\_SERDES\_REFCLK\_RESET, and the RX SERDES RESET [11:0] signals need to be asserted High.



# **Dynamic Reconfiguration Port Interface**

The DRP interface provides a means to change attribute values by over-writing memory cells without re-configuring the entire FPGA or using partial reconfiguration. The Interlaken core must be held in reset while the DRP port is used, and all external timing requirements must be met. The memory cells is defined as multi-cycle paths in core timing analysis, and the DRP requires several clock cycles before the new values can be read (indicated by DRP\_RDY assertion). The new set of attribute values must contain a legal configuration of the Interlaken core before the core is brought out of the reset state.

The DRP clock can be any continuously running clock not exceeding 250 MHz.

# **DRP Write Operation**

[Figure 3-6](#page-88-0) shows the DRP write operation timing diagram. New DRP operations can be initiated when the DRP\_RDY signal is asserted.

<span id="page-88-0"></span>

*Figure 3-6:* **DRP Write Operation Timing Diagram**



# **DRP Read Operation**

[Figure 3-7](#page-89-0) shows the DRP read operation timing diagram. New DRP operations can be initiated when the DRP\_RDY signal is asserted.

<span id="page-89-0"></span>



## **DRP Address Map of the ILKN Block in the UltraScale Device Architecture**

[Table 3-6](#page-89-1) lists the DRP map of the ILKN block in UltraScale devices sorted by address. All other addresses are reserved.

<b>DRP Address</b> (Hex)	<b>DRP Bits</b>	R/W	<b>Attribute Name</b>	<b>Attribute</b> <b>Encoding</b> (Hex)	<b>DRP</b> <b>Encoding</b> (Hex)
8	[3:0]	R/W	CTL_TX_LAST_LANE[3:0]	$0 - B$	$0 - B$
10	[6:0]	R/W	CTL_TX_FC_CALLEN[6:0]	$0-F$	$0-F$
18	0	R/W	CTL_TX_DISABLE_SKIPWORD	<b>FALSE</b>	$\Omega$
				<b>TRUE</b>	1
20	[15:0]	R/W	CTL_TX_MFRAMELEN_MINUS1[15:0]	FF-1FFF	FF-1FFF
28	[1:0]	R/W	CTL_TX_BURSTMAX[1:0]	$0 - 3$	$0 - 3$
30	[2:0]	R/W	CTL_TX_BURSTSHORT[2:0]	$1 - 3$	$1 - 3$
38	[3:0]	R/W	CTL_RX_LAST_LANE[3:0]	$0 - B$	$0 - B$
40	[15:0]	R/W	CTL_RX_MFRAMELEN_MINUS1[15:0]	FF-1FFF	FF-1FFF
48	[1:0]	R/W	CTL_RX_BURSTMAX[1:0]	$0 - 3$	$0 - 3$
50	0	R/W	<b>MODE</b>	<b>FALSE</b>	$\Omega$
				<b>TRUE</b>	1

<span id="page-89-1"></span>*Table 3-6:* **DRP Map for UltraScale Devices**







[Table 3-7](#page-90-0) lists the DRP map of the ILKN block in UltraScale+ devices sorted by address. All other addresses are reserved.

<span id="page-90-0"></span>











# *Chapter 4*

# Design Flow Steps

This chapter describes customizing and generating the core, constraining the core, and the simulation, synthesis and implementation steps that are specific to the this IP core. More detailed information about the standard Vivado® design flows and the IP integrator can be found in the following Vivado Design Suite user guides:

- *Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator* (UG994) [\[Ref 8\]](#page-191-8)
- *Vivado Design Suite User Guide: Designing with IP* (UG896) [\[Ref 9\]](#page-191-6)
- *Vivado Design Suite User Guide: Getting Started* (UG910) [\[Ref 10\]](#page-191-7)
- *Vivado Design Suite User Guide: Logic Simulation* (UG900) [\[Ref 11\]](#page-191-9)

# **Customizing and Generating the Core**

This section includes information about using Xilinx tools to customize and generate the core in the Vivado Design Suite.

The integrated IP core for Interlaken is generated using the Vivado IP catalog. You can customize the IP for use in your design by specifying values for the various parameters associated with the IP core using the following steps:

- 1. Select the IP from the IP catalog.
- 2. Double-click the selected IP or select the **Customize IP** command from the toolbar or right-click menu.

For details, see the *Vivado Design Suite User Guide: Designing with IP* (UG896) [\[Ref 9\]](#page-191-6) and the *Vivado Design Suite User Guide: Getting Started* (UG910) [\[Ref 10\]](#page-191-7).

*Note:* Figures in this chapter are illustrations of the Vivado Integrated Design Environment (IDE). This layout might vary from the current version.

When the integrated IP core for Interlaken is selected from the IP catalog, a window displays showing the different available configurations. These are organized in various tabs for better readability and configuration purposes. The details related to these tabs are described in the next sections.



# **General Tab**

[Figure 4-1](#page-93-0) shows the general customization options for the IP.

<span id="page-93-0"></span>

*Figure 4-1:* **General Tab**

		Table 4-1: General Configuration Options	
--	--	--	--





### *Table 4-1:* **General Configuration Options** *(Cont'd)*





#### *Table 4-1:* **General Configuration Options** *(Cont'd)*



#### **Notes:**

- <span id="page-95-0"></span>1. 25.78125 Gb/s line rate not supported for devices that have only GTH transceiver support or -1 speed grade.
- <span id="page-95-1"></span>2. Applicable only when the operating mode is **Duplex**. For Simplex TX / Simplex RX, this field displays **Asynchronous** and is grayed-out.
- <span id="page-95-2"></span>3. Applicable only for the RX. The operating mode must be set to **Duplex** or **Simplex RX**. For Simplex TX, this field displays as **NA** and is grayed-out.
- <span id="page-95-3"></span>4. BurstShort must be less than or equal to BurstMax.





## **Advanced Tab**

[Figure 4-2](#page-96-0) shows the advanced parameters for this IP.

<span id="page-96-0"></span>

*Figure 4-2:* **Advanced Tab** 



[Table 4-2](#page-97-0) describes the options available in the Advanced tab.

<span id="page-97-0"></span>





### *Table 4-2:* **Advanced Configuration Options** *(Cont'd)*



#### **Notes:**

<span id="page-98-0"></span>1. Enable Rate Limiter option is available only in a Duplex or Simplex TX operation.

- <span id="page-98-1"></span>2. Applicable only if retransmission is enabled.
- <span id="page-98-2"></span>3. Out-of-band flow control must be enabled to support retransmission
- <span id="page-98-3"></span>4. Applicable only if retransmission is enabled.



# **GT Selections and Configuration**

[Figure 4-3](#page-99-0) shows the GT selection and configuration options for the IP.

<span id="page-99-0"></span>

*Figure 4-3:* **GT Selections and Configuration Tab** 



[Table 4-3](#page-100-0) describes the options available in the ILKN/GT Selection and Configuration tab.

<b>Parameter</b>	<b>Description</b>	<b>Default Value</b>	<b>Value Range</b>					
<b>GT Location</b>								
<b>GT</b> Location	Select whether the GT IP is included in the core or in the example design.	Include GT subcore in core	Include GT subcore in core Include GT subcore in example design					
<b>Interlaken Lane to Transceiver Association</b>								
<b>ILKN Core Selection</b>	XY location of the transceiver connected to the Interlaken core	Based on the selected package/ device	Options based on the selected package/device					
<b>GT Group Selection</b>	Based on the FPGA, part number, GT type selected, and number of lanes, the available ILKN cores for the particular device/package. The best and all possible GT groups are listed as per GT selection guidelines	Based on device, package and core location, the best possible GT combinations are listed	Possible combination based on the device, package, and core location selected					
Lane 00 to Lane 11	Lanes will be auto filled, based on the selection of the ILKN core location and GT group selection.	Auto filled						
	<b>Shared Logic</b>							
Include Shared Logic In	Determines the location of the transceiver shared logic	Core	Core Example Design					
	<b>Advanced Options</b>							
	Receiver							
RX Insertion Loss at Nyquist (dB)	Specify the insertion loss of the channel between the transmitter and receiver at the Nyquist frequency in dB	10	Depends on GT					
<b>RX Equalization Mode</b>	When Auto is specified, the equalization mode implemented by the Wizard depends on the value specified for insertion loss at Nyquist. Refer to Xilinx UG576 [Ref 15]/UG578 [Ref 16] to determine the appropriate equalization mode for your system.	Auto	Auto <b>DFE</b> <b>LPM</b>					
<b>GT QPLL</b>								
PLL Type	GT PLL Type	QPLL0	QPLL0 QPLL1					

<span id="page-100-0"></span>*Table 4-3:* **ILKN/GT Selection and Configuration Options** 





### *Table 4-3:* **ILKN/GT Selection and Configuration Options** *(Cont'd)*

## **User Parameters**

This section is not applicable for this core.

## **Output Generation**

For details, see the *Vivado Design Suite User Guide: Designing with IP* (UG896) [\[Ref 9\]](#page-191-6).

# **Constraining the Core**

This section contains information about constraining the core in the Vivado Design Suite.

## **Required Constraints**

The integrated IP core for Interlaken solution requires the specification of timing and other physical implementation constraints to meet the specified performance requirements. These constraints are provided in a Xilinx® Device Constraints (XDC) file. Pinouts and hierarchy names in the generated XDC correspond to the provided example design of the integrated IP core for Interlaken.

To achieve consistent implementation results, an XDC containing these original, unmodified constraints must be used when a design is run through the Xilinx design tools. For additional details on the definition and use of an XDC specific constraints, see the *Vivado Design Suite User Guide: Using Constraints* (UG903) [\[Ref 12\].](#page-191-12)

Constraints provided in the integrated IP core for Interlaken have been verified through implementation and provide consistent results. Constraints can be modified, but modifications should only be made with a thorough understanding of the effect of each constraint.

## **Device, Package, and Speed Grade Selections**

This section is not applicable for this IP core.



# **Clock Frequencies**

This section is not applicable for this IP core.

# **Clock Management**

This section is not applicable for this IP core.

# **Clock Placement**

This section is not applicable for this IP core.

# **Banking**

This section is not applicable for this IP core.

# **Transceiver Placement**

This section is not applicable for this IP core.

# **I/O Standard and Placement**

This section is not applicable for this IP core.

# **Simulation**

For comprehensive information about Vivado simulation components, as well as information about using supported third-party tools, see the *Vivado Design Suite User Guide: Logic Simulation* (UG900) [\[Ref 11\].](#page-191-9)

For information regarding simulating the example design, see [Simulating the Example](#page-166-0)  [Design in Chapter 5.](#page-166-0)

# **Simulation Speed Up**

A `define SIM\_SPEED\_UP is available for faster simulation with reduced Meta Frame length.

## *VCS*

Use the vlogn option +define+SIM\_SPEED\_UP



## *ModelSim/Mentor Graphics Questa Advanced Simulator*

Use the vlog option +define+SIM\_SPEED\_UP

### *IES*

Use the ncvlog option +define+SIM\_SPEED\_UP

### *Vivado Simulator*

Use the xvlog option -d SIM\_SPEED\_UP

# **Synthesis and Implementation**

For details about synthesis and implementation, see the *Vivado Design Suite User Guide: Designing with IP* (UG896) [\[Ref 9\].](#page-191-6)

For information regarding synthesizing and implementing the example design, see [Synthesizing and Implementing the Example Design in Chapter 5](#page-167-0).



# *Chapter 5*

# Example Design

This chapter contains information about the example design provided in the Vivado® Design Suite.

# **Overview**

This chapter describes the integrated IP core for Interlaken example design and the various test scenarios implemented within the example design.

## **Example Design Hierarchy**

[Figure 5-1](#page-105-0) shows the instantiation of various modules and their hierarchy in the example design.



interlaken\_0\_exdes\_tb.v

<span id="page-105-0"></span>

*Figure 5-1:* **Example Design Hierarchy** 

Details of the example design hierarchy are as follows:

- The interlaken\_0 module instantiates Interlaken and the serial transceiver (GT) along with various helper blocks.
- The interlaken\_0\_pkt\_gen\_mon module instantiates the interlaken\_0\_gen\_wrapper and interlaken\_0\_mon\_wrapper modules.
- The interlaken\_0\_gen\_wrapper module instantiates interlaken\_0\_pkt\_gen (packet generator), in-band flow control generator (if IBFC is enabled in the Vivado Integrated Design Environment (IDE)) and out-of-band flow control generator modules (if out-of-band flow control (OOBFC) is enabled in the Vivado IDE) based on ILKN Vivado IDE configuration.

# **EXALINX**

- The interlaken 0 mon wrapper module instantiates interlaken 0 pkt mon (packet monitor), in-band flow control monitor (if IBFC is enabled in the Vivado IDE) and out of band flow control monitor (if OOBFC enabled in the Vivado IDE) modules based on ILKN Vivado IDE configuration.
- The interlaken 0 pkt gen mon and interlaken 0 modules handshake with each other using few signals: GT locked, RX alignment and data transfer signals as per LBUS protocol. You can change the number of packets in the interlaken 0 exedes. v file using a parameter. The same number is used by the generator and monitor to send and receive packets. The number of packets should be even and in the range of 2 to 65534.
- The interlaken 0 pkt gen module is mainly responsible for the generation of LBUS packets and generating control signals to flow control (IBFC and OOBFC) generator modules and error injection test. It contains a state machine which monitors the GT and Interlaken status (that is, GT lock and RX alignment) and sends traffic to Interlaken.
- Similarly, the interlaken\_0\_pkt\_mon module is mainly responsible for reception of packets from Interlaken and monitoring status signals from flow control (IBFC and OOBFC) monitor modules and error injection status signals from Interlaken core. It also contain a state machine which monitors the GT and Interlaken status (that is, GT lock and RX alignment) and receives traffic from Interlaken.
- The example design supports both Packet mode and Burst mode. The LBUS packet length is predefined to make sure that all segments SOP and EOP are toggled.
	- ° For the Packet mode, channel number starts from 0 and increments for each packet up to 255 and resets back to 0.
	- ° For Burst mode, channel number toggles between two predefined channel numbers.
- The Swap Logic does bit swapping on the data interface between the Interlaken core and the GT.
- The transceiver debug module is available in the example design when you enable the **Additional transceiver control and status ports** from the **GT Selections and Configuration** tab of the Interlaken Vivado IDE. This module brings out all the DRP ports of the transceiver module out of the Interlaken core.
- The GT common module is available in the example design when you select the **Include Shared Logic in example design** from the **GT Selections and Configuration** tab of the Interlaken Vivado IDE. This module brings out the transceiver common module out of the Interlaken core.
- The clocking wizard generates different clocks based on the core configuration in the Interlaken Vivado IDE. If you set **Line Rate** to 12.5 Gb/s, the clocking wizard generates one clock with 300 MHz and the same clock is used as core clk and lbus clk. If you set **Line Rate** to 25.78125 Gb/s, the clocking wizard generates two clocks, lbus clk with a frequency of 300 MHz and core clk with a frequency of 412 MHz.



- The AXI4-Lite interface wrapper is available when you select the **Include AXI4-Lite Control and Statistics Interface** option from the **General** tab. This module is included inside the ilkn\_0\_wrapper. This wrapper contains two modules: ilkn\_0\_axi4\_lite\_reg\_map, and ilkn\_0\_axi4\_lite\_slave\_2\_ipif. These modules are described in detail in [AXI4-Lite Interface Implementation.](#page-146-0)
- The AXI4-Lite user interface is available when you select the I**nclude AXI4-Lite Control and Statistics Interface** option from the **General** tab. This module is present in the ilkn\_pkt\_gen\_mon. This module is described in detail in [AXI4-Lite Interface](#page-146-0)  [Implementation.](#page-146-0)



**IMPORTANT:** *When Interlaken is operating at 25.78125 Gb/s with either 5 or 6 lanes, there are: - two IBUFDS instantiated to drive two different reference clocks to the two GT quads, and - two pairs of gt\_ref\_clk are needed to drive the two IBUFDS, as shown in [Figure 5-2](#page-107-0). From the UltraScale™ GTY Transceivers User Guide (UG578) [\[Ref 7\],](#page-191-13) "For UltraScale FPGAs, channels operating above 16.375 Gb/s cannot source a reference clock from another Quad and must utilize one of the two local reference clock pin pairs in its own Quad." "For UltraScale+ FPGAs, channels operating from 16.375 Gb/s up to 28.21 Gb/s can source a reference clock from up to one Quad above and below."*

<span id="page-107-0"></span>

*Figure 5-2:* **25 Gb/s Reference Clock**




#### *Table 5-1:* **Interlaken Supported Modes and Configurations**



# **Example Design Hierarchy (GT Subcore in Example Design)**

<span id="page-109-0"></span>

X17805-090216

#### *Figure 5-3:* **Example Design Hierarchy (GT Subcore in Example Design)**

[Figure 5-3](#page-109-0) shows the instantiation of various modules and their hierarchy in the example design when the GT (serial transceiver) is outside the IP core, that is, in the example design. This hierarchical example design is delivered when you select the **Include GT subcore in example design** option from the ILKN/GT Selection and Configuration tab.

The Interlaken  $0$  core support. v is present in the hierarchy when you select the **Include GT subcore in example design** option from the ILKN/GT Selection and Configuration tab or the **Include Shared Logic in example design** option from the ILKN/ GT Selection and Configuration tab.

# **EX XILINX**

This instantiates the Interlaken 0 shared logic wrapper. v module and the Interlaken\_0.v module for the **Include Shared Logic in example design** option. The Interlaken\_0\_gt\_wrapper.v module will be present when you select the **GT subcore in example design** option.

The Interlaken\_0 module instantiates the Interlaken\_0\_wrapper module that has the Interlaken and Sync registers along with the pipeline registers to synchronize the data between the Interlaken core and the GT subcore (in the example design). The GT sub-core generates the required clock frequencies with help of the clocking helper blocks for the Interlaken core. The Interlaken 0 pkt gen mon module instantiates the Interlaken\_0\_pkt\_gen (packet generator) and Interlaken\_0\_pkt\_mon (packet monitor). The Interlaken 0 pkt gen mon and Interlaken 0 handshake with each other using a few signals such as GT locked, RX alignment and data transfer signals as per the LBUS protocol (more on this will be described in later sections). The Interlaken\_0\_pkt\_gen module is mainly responsible for the generation of packets. It contains a state machine that monitors the status of GT and Interlaken (that is, GT lock and RX alignment) and sends traffic to the core. Similarly the Interlaken\_0\_pkt\_mon module is mainly responsible for reception and checking of packets from the core. It also contains a state machine that monitors the status of GT and INTERLAKEN (that is, GT lock and RX alignment) and receives traffic from the core.

Other optional modules instantiated in the example design are as follows:

- **Interlaken\_0\_shared\_logic\_wrapper**: When you select **Include GT subcore in example design** or **Include Shared Logic in example design** in the ILKN/GT Selection and Configuration tab of the Interlaken IP Vivado IDE, this module will be available in the example design. This wrapper contains three modules: Interlaken\_0\_clocking\_wrapper, Interlaken\_0\_reset\_wrapper, and Interlaken\_0\_common\_wrapper. The Interlaken\_0\_clocking\_wrapper has the instantiation of the IBUFDS for the gt\_ref\_clk, and the Interlaken\_0\_reset\_wrapper brings out the reset architecture instantiated between the core and the GT. The Interlaken\_0\_common\_wrapper brings the transceiver common module out of the Interlaken IP core.
- Interlaken\_0\_gt\_wrapper: This module is present in the example design when you select the **Include GT subcore in example design** option from the ILKN/GT Selection and Configuration tab. This module instantiates the GT along with various helper blocks. The clocking helper blocks are used to generate the required clock frequency for the core.



## **User Interface**

GPIO has been provided so that you can control the example design. The I/O ports follow:

<b>Name</b>	<b>Size</b>	<b>Direction</b>	<b>Description</b>
sys_reset	1	Input	Reset for interlaken_0.
gt_ref_clk0_p	1	Input	Differential input clk to GT.
gt_ref_clk0_n	1	Input	Differential input clk to GT.
init_clk	1	Input	Stable input clk to GT.
			PM tick input for AXI4-Lite read operations
s_axi_pm_tick	1	Input	Note: This input is available when Include AXI4-Lite Control and <b>Statistics Interface</b> is selected in the General tab.
gt_ref_clk1_p	1	Input	Differential input clk to GT. Applicable only when 25G lane rate for 5 lanes or 6 lanes.
gt_ref_clk1_n	1	Input	Differential input clk to GT. Applicable only when 25G lane rate for 5 lanes or 6 lanes.
lbus_tx_rx_restart_in	1	Input	This signal is used to restart the packet generation and reception for the data sanity test, when the packet generator and the packet monitor are in idle state, that is, when $tx_busy_l = 0$ and $rx_busy_l = 0$ .
simplex_mode_rx_ aligned	1	Input	This signal is used to indicate the generator module that the Simplex RX module is aligned and generator can now start the packet generation. Note: This pin is available only for simplex TX mode.
tx_done_led	1	Output	Indicates that packet generator has sent all the packets.
tx_fail_led	1	Output	Indicates TX FIFO overflow / underflow error has occurred.
tx_busy_led	1	Output	Indicate that the generator busy, and not able to respond to the lbus_tx_rx_restart_in command.
rx_gt_locked_led	1	Output	Indicates that the GT has been locked.
rx_aligned_led	1	Output	Indicates RX alignment has been achieved.

<span id="page-111-0"></span>*Table 5-2:* **User I/O Ports**

*Note:* For all the input and output signals mentioned in [Table 5-2](#page-111-0), a three-stage registering is done internally.



# **Core XCI Top-Level Port List**

The top level port list for the core XCI is listed in [Table 5-3](#page-112-0).

<b>Name</b>	<b>Size</b>	<b>Direction</b>	<b>Description</b>
gt_ref_clk0_p	1	Input	Differential input clk to the GT.
gt_ref_clk0_n	1	Input	Differential input clk to the GT.
init_clk	1	Input	Stable input clk to the GT.
sys_reset	1	Input	Reset for interlaken_0.
gt_txusrclk2	1	Output	TX user clock output from the GT.
gt_rxusrclk2	1	Output	RX user clock output from the GT.
gt_tx_reset_done_inv	1	Output	TX user reset output from the GT.
gt_rx_reset_done_inv	1	Output	RX user reset output from the GT.
gt0_rxp_in	1	Input	Differential serial GT RX input for lane 0.
gt0_rxn_in	1	Input	Differential serial GT RX input for lane 0.
gt1_rxp_in	1	Input	Differential serial GT RX input for lane 1. Note: This port is available when number of lanes is more than 1.
gt1_rxn_in	1	Input	Differential serial GT RX input for lane 1. Note: This port is available when number of lanes is more than 1.
gt2_rxp_in	1	Input	Differential serial GT RX input for lane 2. Note: This port is available when number of lanes is more than 2.
gt2_rxn_in	1	Input	Differential serial GT RX input for lane 2. Note: This port is available when number of lanes is more than 2.
gt3_rxp_in	1	Input	Differential serial GT RX input for lane 3. Note: This port is available when number of lanes is more than 3.
gt3_rxn_in	1	Input	Differential serial GT RX input for lane 3. Note: This port is available when number of lanes is more than 3.

<span id="page-112-0"></span>*Table 5-3:* **Core XCI Top-level Input and Output Ports**



*Table 5-3:* **Core XCI Top-level Input and Output Ports** *(Cont'd)*





*Table 5-3:* **Core XCI Top-level Input and Output Ports** *(Cont'd)*





























<b>Name</b>	<b>Size</b>	<b>Direction</b>	<b>Description</b>
rx_sopout3	1	Output	Receive LBUS Start of Packet for segment3.
rx_eopout3	1	Output	Receive LBUS EOP for segment3.
rx_errout3	1	Output	Receive LBUS Error for segment3.
rx_mtyout3	4	Output	Receive LBUS Empty for segment3.
tx_rdyout	1	Output	Transmit LBUS Ready. This signal indicates whether the Interlaken core TX path is ready to accept data and provides back-pressure to the user logic. A value of 1 means the user logic can pass data to the core. A value of 0 means the user logic must stop transferring data to the core. When TX_RDYOUT is asserted depends on a pre-determined value of FIFO fill.
tx_ovfout	1	Output	Transmit LBUS Overflow. This signal indicates whether you have violated the back pressure mechanism provided by the TX_RDYOUT signal. If TX_OVFOUT is sampled as a 1, a violation has occurred. You must design the rest of the user logic to prevent the overflow of the TX interface.
tx_datain0	128	Input	Transmit segmented LBUS Data for segment0. This bus receives input data from the user logic. The value of the bus is captured in every cycle that TX_ENAIN is sampled as 1.
tx_chanin0	11	Input	Transmit LBUS channel number for segment0. This bus receives the channel number for the packet being written. The value of the bus is captured in every cycle that TX_ENAIN is sampled as 1.The maximum number of channels is programmed by the
			CTL_TX_CHAN_EXT pin. See that pin description for the encoding of that signal.
tx_enain0	1	Input	Transmit LBUS enable for segment0. This signal is used to enable the TX LBUS Interface. All signals on this interface
			are sampled only in cycles in which TX_ENAIN is sampled as a 1.
tx_sopin0	1	Input	Transmit LBUS Start Of Packet for segment0. This signal is used to indicate the SOP when it is sampled as a 1 and is 0 for all other transfers of the packet. This signal is sampled only in cycles in which TX_ENAIN is sampled as a 1.
tx_eopin0	1	Input	Transmit LBUS EOP for segment0. This signal is used to indicate the EOP when it is sampled as a 1 and is 0 for all other transfers of the packet. This signal is sampled only in cycles in which TX_ENAIN is sampled

*Table 5-3:* **Core XCI Top-level Input and Output Ports** *(Cont'd)*

as a 1.















<b>Name</b>	<b>Size</b>	<b>Direction</b>	<b>Description</b>
gt_drp_done	1	Input	GT DRP done signal is asserted High for at least two clock cycles (drp_clk). This is to reset the GT after any GT DRP write operations are performed.
lockedn	1	Input	User output to drive tx_reset and rx_reset of Interlaken.
			DRP enable signal.
			0: No read or write operations performed.
drp_en	1	Input	1: Enables a read or write operation.
			For write operations, DRP_WE and DRP_EN should be driven High for one DRP_CLK cycle only.
			DRP write enable.
			0: Read operation when DRP_EN is 1.
drp_we	1	Input	1: Write operation when DRP_EN is 1.
			For write operations, DRP_WE and DRP_EN should be driven High for one DRP_CLK cycle only.
drp_addr	10	Input	DRP address bus.
drp_di	16	Input	Data bus for writing configuration data from the FPGA logic resources to the Interlaken core.
drp_do	16	Output	Data bus for reading configuration data from the ILKN to the FPGA logic resources.
usr_tx_reset	1	Output	TX reset output for the user.
usr_rx_reset	1	Output	RX reset output for the user.
drp_rdy	1	Output	Indicates operation is complete for write operations and data is valid for read operations.
core_clk	1	Input	300/412 MHz core clock. The minimum core clock frequency is 300 MHz for 12 x 12.5 Gb/s mode.
Ibus_clk	1	Input	Rate-adapting FIFO clock for the user side logic. LBUS signals are synchronized to this clock.
			GT loopback input signal.
gt_loopback_in	36	Input	See the UltraScale Architecture GTY Transceivers User Guide (UG578) [Ref 7].
			For the port description, see the UltraScale Architecture GTY Transceivers User Guide (UG578).
gt_eyescanreset	12	Input	Note: This port is available when Enable Additional GT <b>Control and Status Ports is selected from the GT Selection</b> and Configuration tab.

*Table 5-3:* **Core XCI Top-level Input and Output Ports** *(Cont'd)*







































<b>Name</b>	<b>Size</b>	<b>Direction</b>	<b>Description</b>
gt10_drpaddr	10	Input	DRP address bus.
gt10_drpdi	16	Input	Data bus for writing configuration data from the FPGA logic resources to the transceiver.
gt11_drpdo	16	Input	Data bus for reading configuration data from the GT transceiver to the FPGA logic resources.
gt11_drprdy	1	Output	Indicates operation is complete for write operations and data is valid for read operations.
			DRP enable signal.
		Input	0: No read or write operation performed.
gt11_drpen	1		1: Enables a read or write operation.
			For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only.
		Input	DRP write enable.
			0: Read operation when DRPEN is 1.
gt11_drpwe	1		1: Write operation when DRPEN is 1.
			For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only.
gt11_drpaddr	10	Input	DRP address bus.
gt11_drpdi	16	Input	Data bus for writing configuration data from the FPGA logic resources to the transceiver.
gt_eyescantrigger	12	Input	Causes a trigger event.
gt_rxcdrhold	12	Input	Hold the clock data recovery (CDR) control loop frozen.
		Input	The RXPOLARITY port can invert the polarity of incoming data:
gt_rxpolarity	12		0: Not inverted. RXP is positive and RXN is negative.
			1: Inverted. RXP is negative and RXN is positive.

*Table 5-3:* **Core XCI Top-level Input and Output Ports** *(Cont'd)*





#### *Table 5-3:* **Core XCI Top-level Input and Output Ports** *(Cont'd)*





































*Note:* AXI 4-Lite interface ports are visible only when you select **Include AXI4-Lite Control and Statistics Interface** option from **General** tab. For the AXI4-Lite interface port list and description, see [AXI4-Lite User Interface Ports](#page-149-0).





## **Modes of Operation**

Three modes of operations are supported for this example design which are:

- [Duplex Mode](#page-137-1)
- [Simplex TX Mode](#page-138-0)
- [Simplex RX Mode](#page-139-0)

## <span id="page-137-1"></span>**Duplex Mode**

In this mode of operation both Interlaken transmitter and receiver are active and loopback is provided at the GT output interface, that is, output is fed back as input. Packet generation and monitor are also active in this mode.

To enable this mode of operation, select **Duplex mode** from the parameters. [Figure 5-4](#page-137-0) shows the duplex mode of operation.

<span id="page-137-0"></span>

*Figure 5-4:* **Duplex Mode of Operation**



### <span id="page-138-0"></span>**Simplex TX Mode**

In this mode of operation only the Interlaken transmitter is enabled as shown in the diagram. Also, only packet generator is enabled for the generation of packets.

To enable this mode of operation, select **Simplex TX mode** from the parameters. [Figure 5-5](#page-138-1) shows the Simplex TX mode of operation.

<span id="page-138-1"></span>

*Figure 5-5:* **Simplex TX Mode of Operation**

#### <span id="page-138-2"></span>*Simplex TX Mode Simulation*

As shown in [Figure 5-5,](#page-138-2) only the ILKN Transmitter is enabled and packet generator enabled for the generation of packets in this mode of operation. For simulation, a partner test bench is instantiated to perform the functionality of the ILKN Receiver. This partner test bench has an ILKN receiver and a packet monitor to verify the received data form the generator.

Example design Packet generator supports both packet mode and burst mode in Simplex TX. However, you must change the DATA\_FLOW\_MODE parameter value in interlaken \* segmented lbus pkt gen. v according to the Receiver mode (e.g., packet or burst). For example:

- if Simplex RX is configured as packet mode, set DATA\_FLOW\_MODE to 1, or
- if Simplex RX is configured as burst mode, set DATA\_FLOW\_MODE to 0.

[Figure 5-6](#page-139-1) shows the Simplex TX mode for simulation block diagram.





*Figure 5-6:* **Simplex TX Mode Simulation Block Diagram**

## <span id="page-139-1"></span><span id="page-139-0"></span>**Simplex RX Mode**

In this mode of operation only the Interlaken receiver is enabled as shown in [Figure 5-7](#page-139-2). Also only the packet monitor is enabled for the reception of packets.

To enable this mode of operation, select **Simplex RX mode** from the Vivado IDE parameters. [Figure 5-7](#page-139-2) shows the Simplex RX mode of operation.

<span id="page-139-2"></span>

<span id="page-139-3"></span>*Figure 5-7:* **Simplex RX Mode of Operation** 



#### *Simplex RX Mode Simulation*

As shown in [Figure 5-7,](#page-139-3) only the ILKN Receiver is enabled and packet monitor enabled to verify the received data in this mode of operation. For simulation, a partner test bench is instantiated to perform the functionality of the ILKN Transmitter. This partner test bench will have an ILKN Transmitter and a packet generator to generate the test data.

Packet generator supports both packet mode and burst mode in Simplex RX. However, you must change the DATA\_FLOW\_MODE parameter value in the interlaken \* segmented lbus pkt gen. v file according to the Receiver mode (e.g., packet or burst). For example:

- if Simplex RX is configured as packet mode, set DATA\_FLOW\_MODE as 1, or
- if Simplex RX is configured as burst mode, set DATA\_FLOW\_MODE as 0.

[Figure 5-8](#page-140-0) shows the Simplex RX mode for simulation block diagram.



<span id="page-140-0"></span>*Figure 5-8:* **Simplex RX Mode Simulation Block Diagram**



## **Transaction Flow**

This section describes the flow of data between interlaken\_0\_pkt\_gen\_mon and interlaken\_0 and various state transitions that happens within interlaken 0 pkt gen and interlaken\_0\_pkt\_mon.

### **Packet Generation**

As mentioned earlier interlaken\_0\_pkt\_gen is responsible for the generation of packets. Typically packet generator waits for the GT to get locked and Interlaken RX to get aligned. After alignment, the packet generator generates a predefined number of packets. The finite state machine (FSM) description of each state follows, and the state transition that occurs during this process is shown in [Figure 5-9](#page-142-0).

- **TOP\_IDLE\_STATE:** By default the controller will be in this state. When reset done signal becomes active-High, it moves to GT\_LOCK\_STATE.
- **GT\_LOCK\_STATE**: Sets:

```
ctl tx enable = 1b0
ctl tx mubits = 8^{\circ}d0ctl_tx_diagword_lanestat = 12'hFFF
ctl_tx_diagword_intfstat = 1'b1
```
- $\cdot$  init done = 1'b0
- and moves to WAIT\_RX\_ALIGN\_STATE.
- **WAIT\_RX\_ALIGN\_STATE**: Waits for the Interlaken core stat\_rx\_aligned or simplex mode rx aligned in simplex TX mode, which indicates that the ILKN RX core is aligned. After that, FSM moves to ENABLE\_PKT\_TRANS\_STATE state.
- **ENABLE\_PKT\_TRANS\_STATE**: Set the ctl tx enable=1`b1 and moves to PKT\_TX\_INIT\_STATE.
- **PKT\_TX\_INIT\_STATE**: Initialize all signals to start LBUS packet generation. When init\_done and tx\_rdyout is set, move to TRANSMIT\_STATE\_0.
- **TRANSMIT STATE 0**: Checks for the number of packets to be generated, and generates predefined size of LBUS packets.
	- ° Moves to TRANSMIT\_STATE\_1 after sending respective SOP and EOP, and other LBUS control signals using the send\_packet function.
	- ° After sending all the packets, the FSM moves to the DONE\_STATE.
	- During transmission of the packets if ready  $=0$ , the FSM controller moves to HOLD\_STATE.





- **TRANSMIT\_STATE\_1**: Sends remaining LBUS packet.
	- Once pkt end reached, FSM moves to TRANSMIT\_STATE\_0 to end the current LBUS packet and start new packet
	- During transmission of the packets if ready =0, FSM controller moves to HOLD\_STATE.
- **DONE\_STATE**: Sets tx\_done\_int = 1'b1 and moves to PKT\_RESTART\_STATE.
- **HOLD\_STATE**: if ready =1, the FSM controller moves to TRANSMIT\_STATE\_0 or TRANSMIT\_STATE\_1 depending on which state it came from.
- <span id="page-142-0"></span>• **PKT\_RESTART\_STATE**: Sets gen\_busy=0 and moves to TOP\_IDLE\_STATE.



*Figure 5-9:* **State Transition Diagram for Packet Generator**



In the Simple TX mode of operation because RX alignment information is not available, the state machine waits for you to input simplex mode rx aligned. After you assert this input, the packet transmission starts.

### **Packet Reception**

The interlaken 0 pkt mon is responsible for the reception of packets. Typically the packet monitor waits for the GT to get locked and the Interlaken RX to get aligned. After this is done the packet monitor receives a predefined number of packets. The FSM description of each state follows, and the state transition that occurs during this process is shown in [Figure 5-9.](#page-142-0)

- **TOP IDLE STATE:** By default the FSM is in IDLE state. When the reset done signal becomes active-high, the FSM moves to GT\_LOCK\_STATE.
- **GT\_LOCK\_STATE**: Sets the mon\_gt\_locked=1 and rx\_busy=1, and moves to WAIT\_RX\_ALIGN\_STATE.
- **WAIT\_RX\_ALIGN\_STATE:** Wait for the rx\_aligned=1, which indicates the ILKN RX core is aligned, then the FSM moves to ENABLE\_PKT\_RECV\_STATE.
- **ENABLE PKT RECV STATE**: Sets the enable=1 and moves to PKT RX INIT STATE.
- **PKT RX INIT STATE:** Initializes all signals related to LBUS packet reception, and the FSM moves to RECEIVE\_STATE
- **RECEIVE\_STATE**: Receives the LBUS packets and compares them with the expected packets. If there is any mismatch, sets the respective error signal.

Data mismatch error signal for segment 0: error rx data 1.

Data mismatch error signal for segment 1: error\_rx\_data\_2.

Data mismatch error signal for segment 2: error rx data 3.

Data mismatch error signal for segment 3: error rx data 4.

Channel mismatch error signal for segment 0: error\_rx\_channel\_1.

Channel mismatch error signal for segment 1: error\_rx\_channel\_2.

Channel mismatch error signal for segment 2: error rx channel 3.

Channel mismatch error signal for segment 3: error\_rx\_channel\_4.

mty mismatch error signal: error\_rx\_mty.

Any assertion of above mentioned error signal will set  $rx$  expording  $= 1$  and this flag is de-asserted only on reset. After receiving all the packets, the FSM moves to DONE\_STATE.


- **DONE\_STATE**: Sets  $rx\_done\_int = 1$ , and moves to PKT\_RECV\_MODE\_STATE.
- **PKT\_RECV\_MODE\_STATE**: Sets mon\_rx\_done = 1 and mon\_rx\_failed to 0 or 1, depending on the  $rx$  error int signal, and moves to PKT RESTART STATE.
- **PKT\_RESTART\_STATE**: Resets all the signals related to LBUS packet monitor, and resets the rx\_busy=0. Waits for the rx\_restart\_3d=1, and moves to the TOP\_IDLE\_STATE.







## **Shared Logic Implementation**

Shared logic includes the GT common module which can be present as part of the core or in the example design.

By default shared logic is present inside the core. If you want to instantiate shared logic in the example design, you must select the **Include Shared logic in example design** parameter in the Vivado IDE. [Figure 5-11](#page-145-0) shows the implementation when shared logic is instantiated in the Example design.

<span id="page-145-0"></span>

*Figure 5-11:* **Example Design Hierarchy with Shared Logic Implementation**

# **EX XILINX**

## **CORE DRP Operation**

- 1. Make core drp reset signal High.
- 2. Perform the DRP write / read operation.
- 3. After the DRP operation, make the core\_drp\_reset signal Low.
- 4. Wait for core alignment.

## **AXI4-Lite Interface Implementation**

If you want to instantiate AXI4-Lite interface to access the control and status registers of the ILKN core, they have to tick mark the Include **AXI4-Lite Control and Statistics Interface**  check box in the **General** tab. It enables ilkn\_0\_axi4\_lite\_if\_wrapper module (that contains ilkn\_0\_axi4\_lite\_reg\_map along with the ilkn\_0\_axi4\_lite\_slave\_2\_ipif module) in the ilkn\_0\_wrapper. The user interface logic (ilkn\_0\_axi4\_lite\_user\_if) used for accessing the registers (control, status and statistics) is present in ilkn 0 pkt gen mon module.

This mode enables the following features:

- **Configure all the CTL ports of the core through AXI4-Lite interface**. This operation is performed by writing to a set of address locations with the required data to the register map interface. The address location with the configuration register list is found in [Table 5-6](#page-153-0).
- **Access all the status and statistics registers from the core through AXI4-Lite interface**. This is performed by reading the address locations for the status and statistics registers through register map. [Table 5-7](#page-154-0) shows the address with the corresponding register descriptions.

The following diagram shows the implementation when the **Include AXI4-Lite Control and Statistics Interface** option is selected.

### **.h Header File**

AXI4 register information such as register address, register name with bit position, mask value, access type and their default values are provided in the header (.h) file format when the IP core is generated with **Include AXI4-lite** enabled in the Vivado Design Suite and the header file can be found under the folder header files of the project path.



interlaken\_0\_exdes\_tb.v



**V16027-002816** 

*Figure 5-13:* **Example Design Hierarchy with AXI4-Lite Interface**

## **AXI4-Lite Interface User Logic**

The following sections provide the AXI4-Lite interface state machine control and ports.

### *User State Machine*

The read and write through the AXI4-Lite slave module interface is controlled by a state machine as shown in [Figure 5-14](#page-148-0).

## <span id="page-148-0"></span> $\Sigma$  XII INX





The functional description of each state is as follows:

- **IDLE\_STATE:** By default the FSM is in IDLE\_STATE. When the user read reg signal becomes High, then the state moves to READ\_STATE. Otherwise, when the user\_write\_req signal is High, it moves to WRITE\_STATE.
- **WRITE\_STATE**: The user logic provide S\_AXI\_AWVALID, S\_AXI\_AWADDR, S\_AXI\_WVALID, S\_AXI\_WDATA and S\_AXI\_WSTRB in this state to write to the register map through the AXI4-Lite interface. When **S\_AXI\_BVALID** and **S\_AXI\_BREADY** from the AXI slave are High, then the state moves to ACK\_STATE. If there is any write operation happens in any illegal addresses, the  $S$  AXI BRESP[1:0] indicates 2'b10 that asserts the write error signal to the user logic.
- **READ STATE**: The user logic provides **S\_AXI\_ARVALID** and **S\_AXI\_ARADDR** in this state to read from the register map through AXI4-Lite interface. When S\_AXI\_RVALID and S\_AXI\_RREADY are High, then the state moves to ACK\_STATE. If there is any read operation happens from any illegal addresses, the **S\_AXI\_RRESP[1:0]** indicates 2'b10 that asserts the read error signal to the user logic.
- ACK STATE: The state moves to IDLE STATE.



### *AXI4-Lite User Interface Ports*

The interface ports are listed and described in [Figure 5-5.](#page-138-0)

<b>Name</b>	<b>Direction</b> <b>Size</b>		<b>Description</b>		
S_AXI_ACLK	1 Input		AXI clock signal.		
S_AXI_SRESET	1	Input	AXI active-High synchronous reset.		
S_AXI_PM_TICK	$\mathbf{1}$	Input	PM tick user input.		
S_AXI_AWADDR	32	Input	AXI write address.		
S_AXI_AWVALID	1	Input	AXI write address valid.		
S_AXI_AWREADY	$\mathbf{1}$	Output	AXI write address ready.		
S_AXI_WDATA	32	Input	AXI write data.		
S_AXI_WSTRB	4	Input	AXI write strobe. This signal indicates which byte lanes hold valid data.		
S_AXI_WVALID	1	Input	AXI write data valid. This signal indicates that valid write data and strobes are available.		
S_AXI_WREADY	$\mathbf{1}$	Output	AXI write data ready.		
S_AXI_BRESP	2	Output	AXI write response. This signal indicates the status of the write transaction. $'b00 = OKAY$ $'$ b01 = EXOKAY $'b10 = SLVERR$		
S_AXI_BVALID	$\mathbf{1}$	Output	$'b11 = DECERR$ AXI write response valid. This signal indicates that the		
S_AXI_BREADY	1	Input	channel is signaling a valid write response. AXI write response ready.		
S_AXI_ARADDR	32	Input	AXI read address.		
S_AXI_ARVALID	$\mathbf{1}$	Input	AXI read address valid.		
S_AXI_ARREADY	$\mathbf{1}$	Output	AXI read address ready.		
S_AXI_RDATA	32		AXI read data issued by slave.		
		Output			

*Table 5-4:* **User Input / Output ports for the AXI4-Lite Interface**







### *User Side AXI4-Lite Write / Read Transactions*

The timing diagram waveforms for the AXI4-Lite interface are shown as follows:

- Valid Write transactions ([Figure 5-16](#page-150-0))
- Invalid Write transactions ([Figure 5-17](#page-151-0))
- Valid Read transactions [\(Figure 5-18\)](#page-151-1)
- Invalid Read transactions [\(Figure 5-19\)](#page-152-0)

<span id="page-150-0"></span>

*Figure 5-16:* **AXI4-Lite User Side Valid Write Transaction** 



<span id="page-151-0"></span>

*Figure 5-17:* **AXI4-Lite User Side Write Transaction with Invalid Write Address** 

<span id="page-151-1"></span>

*Figure 5-18:* **AXI4-Lite User Side Valid Read Transaction** 



<span id="page-152-0"></span>



## **Register Map**

The following sections provide the register map and register descriptions for the core.

### *Base Pages*

The register map is broken into two 512 base address pages to allow for future development and expansion, as shown in [Table 5-5](#page-152-1).

<span id="page-152-1"></span>*Table 5-5:* **Register Base Addresses**

<b>Base Address</b>	<b>Space Name</b>			
0x0000 0000	IP Configuration Registers			
0x0000 0200	<b>Status and Statistics Registers</b>			

All registers are 32 bytes in size, and aligned on 32-byte addressing. In the following register space maps, any holes in the address space should be considered RESERVED and might cause the AXI Control interface IP to respond with an error if accessed.

### *Configuration Register Space*

The configuration space provides the software with the ability to configure the IP for various use-cases.

The integrated Interlaken IP makes use of a dynamic reconfiguration port (DRP) to provide you with the ability to configure aspects of the IP without the need for fabric logic connections. In this case those configuration bits in the soft AXI Control register set will become RESERVED (unused) and the software should use the DRP operation registers to configure those attributes of the IP. See [Table 5-6](#page-153-0) for the DRP address map.



<b>Address</b>	<b>Register Name</b>
0x0000	CORE_VERSION_REG
0x0004	GT RESET REG
0x0008	RESET_REG
0x000C	CONFIGURATION TX REG
0x0010	CONFIGURATION TX DIAGWORD REG
0x0014	CONFIGURATION RX REG
0x0018	<b>GT LOOPBACK REG</b>
$0x001C - 0x01FF$	Reserved

<span id="page-153-0"></span>*Table 5-6:* **Configuration Register Map**

### *Status and Statistics Register Space*

The Status and Statistics registers provide an indication of the health of the link and histogram counters to provide classification of the traffic, and error counts.

The status and counters are all read-only. Some bits are sticky, that is, latching their values High or Low once set. This is indicated by the suffix LH (Latched High) or LL (Latched Low). Status registers are clear on read, counters controlled by a "tick" mechanism.

The counters accumulate their counts in an internal accumulator. A write to the TICK\_REG register causes the accumulated counts to be pushed to the readable STAT\_\*\_MSB/LSB registers and simultaneously clears the accumulators. The STAT\_\*\_MSB/LSB registers can then be read. In this way all values stored in the statistics counters represent a snapshot over the same time-interval.

The STAT\_CYCLE\_COUNT\_MSB/LSB register contains a count of the number of SerDes clock cycles between TICK\_REG register writes. This allows for easy time-interval based statistics. The counters have a default width of 48 bits. The counters saturate to 1s. The values in the counters are held until the next write to the TICK\_REG register.

- R/LL: Register bit defaults to 1; upon error condition this bit latches to 0; the bit is set back to its default state after each read.
- R/LH: Register bit defaults to 0; upon error condition this bit latches to 1; the bit is set back to its default state after each read

If the register bit is not defaulting to its respective value after each read, the error state is ongoing.



The addresses shown in [Table 5-7](#page-154-0) for the counters are the addresses of the LSB register, or bits 31:0 of the count. The MSB bits 47:32 of the counter are located at +0x4 from the LSB.

<b>Address</b>	<b>Register Name</b>		
0x0200	STAT_TX_STATUS_REG		
0x0204	STAT_RX_STATUS_REG		
0x0208	STAT RX DIAGWORD REG		
0x020C	STAT_RX_MUBITS_REG		
0x0210	STAT_RX_SYNCED_REG		
0x0214	STAT_RX_SYNCED_ERR_REG		
0x0218	STAT_RX_MF_ERR_REG		
0x021C	STAT_RX_MF_LEN_ERR_REG		
0x0220	STAT_RX_MF_REPEAT_ERR_REG		
0x0224	STAT_RX_DESCRAM_ERR_REG		
$0x0228 - 0x02AF$	Reserved		
<b>Histogram / Counter Registers</b>			
0x02B0	TICK_REG		
0x02B8	STAT_CYCLE_COUNT		
0x02C0	STAT_RX_CRC32_ERR_LANE0		
0x02C8	STAT_RX_CRC32_ERR_LANE1		
0x02D0	STAT_RX_CRC32_ERR_LANE2		
0x02D8	STAT_RX_CRC32_ERR_LANE3		
0x02E0	STAT_RX_CRC32_ERR_LANE4		
0x02E8	STAT_RX_CRC32_ERR_LANE5		
0x02F0	STAT_RX_CRC32_ERR_LANE6		
0x02F8	STAT_RX_CRC32_ERR_LANE7		
0x0300	STAT_RX_CRC32_ERR_LANE8		
0x0308	STAT_RX_CRC32_ERR_LANE9		
0x0310	STAT_RX_CRC32_ERR_LANE10		
0x0318	STAT_RX_CRC32_ERR_LANE11		
0x0320	STAT_RX_CRC24_ERR		
0x0328	STAT_RX_BAD_TYPE_ERR_LANE0		

<span id="page-154-1"></span><span id="page-154-0"></span>*Table 5-7:* **Status and Statistics Register Map**



<b>Address</b>	<b>Register Name</b>			
0x0330	STAT_RX_BAD_TYPE_ERR_LANE1			
0x0338	STAT_RX_BAD_TYPE_ERR_LANE2			
0x0340	STAT_RX_BAD_TYPE_ERR_LANE3			
0x0348	STAT_RX_BAD_TYPE_ERR_LANE4			
0x0350	STAT_RX_BAD_TYPE_ERR_LANE5			
0x0358	STAT_RX_BAD_TYPE_ERR_LANE6			
0x0360	STAT_RX_BAD_TYPE_ERR_LANE7			
0x0368	STAT_RX_BAD_TYPE_ERR_LANE8			
0x0370	STAT_RX_BAD_TYPE_ERR_LANE9			
0x0378	STAT_RX_BAD_TYPE_ERR_LANE10			
0x0380	STAT_RX_BAD_TYPE_ERR_LANE11			
0x0388	STAT_RX_FRAMING_ERR_LANE0_LSB			
0x038C	STAT_RX_FRAMING_ERR_LANE0_MSB			
0x0390	STAT_RX_FRAMING_ERR_LANE1_LSB			
0x0394	STAT_RX_FRAMING_ERR_LANE1_MSB			
0x0398	STAT_RX_FRAMING_ERR_LANE2_LSB			
0x039C	STAT_RX_FRAMING_ERR_LANE2_MSB			
0x03A0	STAT_RX_FRAMING_ERR_LANE3_LSB			
0x03A4	STAT_RX_FRAMING_ERR_LANE3_MSB			
0x03A8	STAT_RX_FRAMING_ERR_LANE4_LSB			
0x03AC	STAT_RX_FRAMING_ERR_LANE4_MSB			
0x03B0	STAT_RX_FRAMING_ERR_LANE5_LSB			
0x03B4	STAT_RX_FRAMING_ERR_LANE5_MSB			
0x03B8	STAT_RX_FRAMING_ERR_LANE6_LSB			
0x03BC	STAT_RX_FRAMING_ERR_LANE6_MSB			
0x03C0	STAT RX FRAMING ERR LANE7 LSB			
0x03C4	STAT_RX_FRAMING_ERR_LANE7_MSB			
0x03C8	STAT_RX_FRAMING_ERR_LANE8_LSB			
0x03CC	STAT_RX_FRAMING_ERR_LANE8_MSB			
0x03D0	STAT_RX_FRAMING_ERR_LANE9_LSB			

*Table 5-7:* **Status and Statistics Register Map** *(Cont'd)*



<b>Address</b>	<b>Register Name</b>
0x03D4	STAT_RX_FRAMING_ERR_LANE9_MSB
0x03D8	STAT_RX_FRAMING_ERR_LANE10_LSB
0x03DC	STAT_RX_FRAMING_ERR_LANE10_MSB
0x03E0	STAT_RX_FRAMING_ERR_LANE11_LSB
0x03E4	STAT_RX_FRAMING_ERR_LANE11_MSB
$0x3E4 - 0x07FF$	Reserved

*Table 5-7:* **Status and Statistics Register Map** *(Cont'd)*

### *Register Descriptions*

*Table 5-8:* **CORE\_VERSION\_REG**

<b>Address</b>	<b>Bits</b>	Default Type		<b>Description</b>
7:0		minor	R	Current version of the core in the format "major.minor".
			For example, core version 1.9.	
0x0000	15:8	major	R	Bits [7:0] represents minor version that is 9. Bits [15:8] represents major version that is 1.
	31:16		ΝA	Reserved

*Table 5-9:* **GT\_RESET\_REG**

<b>Address</b>	<b>Bits</b>	Default Type		<b>Description</b>
0x0004		<b>RW</b>	gt_reset_all. A write of 1 issues a RESET to the GTs. This is a clear on write register.	
	31:1		<b>NA</b>	Reserved

*Table 5-10:* **RESET\_REG**







#### *Table 5-11:* **CONFIGURATION\_TX\_REG**

#### *Table 5-12:* **CONFIGURATION\_TX\_DIAGWORD\_REG**



#### *Table 5-13:* **CONFIGURATION\_RX\_REG**



#### *Table 5-14:* **GT\_LOOPBACK\_REG**



#### *Table 5-15:* **STAT\_TX\_STATUS\_REG**







#### *Table 5-16:* **STAT\_RX\_STATUS\_REG**

*Table 5-17:* **STAT\_RX\_DIAGWORD\_REG**

<b>Address</b>	<b>Bits</b>	Default Type		<b>Description</b>
	11:0			12'hFFF   R/LL   stat_rx_diagword_lanestat
0x0208				23:12   12'hFFF   R/LL   stat_rx_diagword_intfstat
	31:24		<b>NA</b>	Reserved

*Table 5-18:* **STAT\_RX\_MUBITS\_REG**



#### *Table 5-19:* **STAT\_RX\_SYNCED\_REG**



#### *Table 5-20:* **STAT\_RX\_SYNCED\_ERR\_REG**





#### *Table 5-21:* **STAT\_RX\_MF\_ERR\_REG**



#### *Table 5-22:* **STAT\_RX\_MF\_LEN\_ERR\_REG**



#### *Table 5-23:* **STAT\_RX\_MF\_REPEAT\_ERR\_REG**



#### *Table 5-24:* **STAT\_RX\_FRAMING\_ERR\_REG**



#### *Table 5-25:* **STAT\_RX\_DESCRAM\_ERR\_REG**



*Table 5-26:* **TICK\_REG**





#### **Sample Statistics Counter**

A sample statistics counter is illustrated in [Table 5-27.](#page-160-0) The format for the counters is the same for all counter types.

After the 'tick' is issued, the counters will contain their updated value and can be read multiple times without destruction of this data.

<span id="page-160-0"></span>*Table 5-27:* **STAT\_RX\_CRC32\_ERR\_LANE0[47:0]**

Address	Bits	<b>Default</b>	Type	<b>Description</b>
0x02C0	32	0	R	stat_rx_crc32_err_lane0_lsb[31:0]
0x02C4	16	0	R	stat_rx_crc32_err_lane0_msb[15:0]





## **Use Case for Different Modes**

This section describes the use case for different modes of operation of the Interlaken core.

## **Simulation — Duplex/Simplex RX Mode**



*Figure 5-20:* **Simulation Use Case for Duplex/Simplex RX Configuration**



### **Simulation — Simplex TX Mode**



*Figure 5-21:* **Simulation Use Case for Simplex TX Configuration**



## **Validation — Duplex/Simplex RX mode**

The following table describes the LED behavior and input switch condition for the validation of the Interlaken core onboard for Duplex/Simplex RX mode configuration.

*Note:* Green color indicates the successful completion of the respective test. Red color indicates the current process is busy or respective test failed.

### *Validation — Passing Scenario For Duplex/Simplex RX Mode*

[Figure 5-22](#page-163-0) describes the LED behavior and input switch condition for the validation of the Interlaken core for passing scenario. Where the packet generator and monitor are active onboard for Duplex/Simplex RX mode configuration.

<span id="page-163-0"></span>

X14006-092815







### *Validation — Failing Scenario For Duplex/Simplex RX Mode*

*Figure 5-23:* **Board Validation for Duplex/Simplex RX Configuration - Failing Scenario**



### **Validation — Simplex TX Mode**

[Figure 5-24](#page-165-0) and [Figure 5-25](#page-166-0) describes the LED behavior and input switch condition for the validation of the Interlaken core onboard for Simplex TX mode configuration.

### *Validation — Passing Scenario For Simplex TX Mode*

<span id="page-165-0"></span>

X14008-092815

*Figure 5-24:* **Board Validation for Simplex TX configuration - Passing Scenario**



<span id="page-166-0"></span>



X14009-111918



## **Simulating the Example Design**

The example design provides a quick way to simulate and observe the behavior of the Interlaken core example design projects generated using the Vivado Design Suite.

The currently supported simulators are:

- Vivado simulator (default)
- Mentor Graphics Questa Advanced Simulator (integrated in the Vivado IDE)
- Cadence Incisive Enterprise Simulator (IES)
- Synopsys VCS and VCS MX



The simulator uses the example design test bench and test cases provided along with the example design.

For any project (Interlaken core) generated out of the box, the simulations can be run as follows:

- 1. In the Sources Window, right-click the example project file (.xci), and select **Open IP Example Design**. The example project is created.
- 2. In the Flow Navigator (left-hand pane), under Simulation, right-click **Run Simulation** and select **Run Behavioral Simulation**.

*Note:* The post-synthesis and post-implementation simulation options are not supported for the Interlaken core.

After the Run Behavioral Simulation Option is running, you can observe the compilation and elaboration phase through the activity in the **Tcl Console**, and in the **Simulation** tab of the **Log** Window.

3. In **Tcl Console**, type the run all command and press **Enter**. This runs the complete simulation as per the test case provided in example design test bench.

After the simulation is complete, the result can be viewed in the **Tcl Console**.

To change the simulators:

- 1. In the Flow Navigator, under Simulation, select **Simulation Settings**.
- 2. In the Project Settings for Simulation dialog box, change the Target Simulator to **QuestaSim/ModelSim**.
- 3. When prompted, click **Yes** to change and then run the simulator.

## **Synthesizing and Implementing the Example Design**

To run synthesis and implementation on the example design in the Vivado Design Suite:

1. Go to the XCI file, right-click, and select **Open IP Example Design**.

A new Vivado tool window opens with the project name "example\_project" within the project directory.

2. In the Flow Navigator, click **Run Synthesis** and **Run Implementation**.



**TIP:** *Click Run Implementation first to run both synthesis and implementation. Click Generate Bitstream to run synthesis, implementation, and then bitstream.*



## *Appendix A*

# Out-of-Band Flow Control

Interlaken is a scalable chip-to-chip interconnect protocol designed to enable transmission speeds from 10 Gb/s to 100 Gb/s and beyond. Using the latest SerDes technology and a flexible protocol layer, Interlaken minimizes the pin and power overhead of chip-to-chip interconnect and provides a scalable solution that can be used throughout an entire system. In addition, Interlaken uses two levels of CRC checking and a self-synchronizing data scrambler to ensure data integrity and link robustness.

Interlaken defines two mechanisms for handling flow control across the interface:

- In-band flow control
- Out-of-band flow control

The choice of using in-band or out-of-band mechanisms depends on system considerations that are beyond the scope of this document. For more information or feedback, contact Xilinx technical support.

This appendix describes the out-of-band flow control (OOBFC) implemented with the integrated IP core for Interlaken.

## **Overview**

Interlaken employs a simple and flexible XON/XOFF mechanism to communicate flow control information across the interface. The XON/XOFF information is transmitted for all supported logical channels and provides you with a flexible means for implementing any scheduling algorithm.

Xilinx provides two independent modules for handling out-of-band flow control:

- TX OOBFC
- RX\_OOBFC

The module TX\_OOBFC transmits out-of-band flow control information and the RX\_OOBFC module receives out-of-band flow control information.



Logically, these modules should be instantiated at the same level of hierarchy as the Interlaken Core and operate on their own to transmit and receive flow control information from the corresponding interface.

**Out-of-Band Flow Control** is enabled in the **General** tab of the Vivado® IDE. The maximum calendar length (MAX\_CAL) supported by the core is also selected there. The maximum calendar length can be set to 32, 64, 128, 256, 512, 1024, or 2048.

[Figure A-1](#page-169-0) shows a typical instantiation of the Interlaken core and the OOBFC modules. You handle packet scheduling and respond to flow control information; it is represented by the user logic block in this diagram.

<span id="page-169-0"></span>

*Figure A-1:* **Typical Instantiation of the Interlaken and OOBFC Modules**



## **Port List**

[Table A-1](#page-170-0) and [Table A-2](#page-173-0) show the port list of the TX\_OOBFC and RX\_OOBFC modules along with a description of each pin respectively. Note that the MAX\_CAL parameter is the maximum number of calendar entries supported by the core, up to a maximum value of 2048.

<span id="page-170-0"></span>





### *Table A-1:* **TX\_OOBFC Pin List** *(Cont'd)*





#### *Table A-1:* **TX\_OOBFC Pin List** *(Cont'd)*



#### **Notes:**

<span id="page-172-0"></span>1. [For further details, the electrical and timing specifications of these signals, see the Interlaken Protocol Definition, Revision](http://interlakenalliance.com/Interlaken_Protocol_Definition_v1.2.pdf)  [1.2](http://interlakenalliance.com/Interlaken_Protocol_Definition_v1.2.pdf) [\[Ref 1\].](#page-191-0)



#### <span id="page-173-0"></span>*Table A-2:* **RX\_OOBFC Pin List**





#### *Table A-2:* **RX\_OOBFC Pin List** *(Cont'd)*



**Notes:** 

<span id="page-174-0"></span>1. [Further details of the electrical and timing specifications for these signals are found in the Interlaken Protocol Definition,](http://interlakenalliance.com/Interlaken_Protocol_Definition_v1.2.pdf)  [Revision 1.2](http://interlakenalliance.com/Interlaken_Protocol_Definition_v1.2.pdf) [\[Ref 1\]](#page-191-0).



## **General Operation**

The OOBFC implements the protocol as described in the Interlaken Protocol Revision 1.2 document.

There are 3 line signals: clock, data, and sync. Data is double rate (transfers on the rising and falling edges of the clock). The maximum clock frequency is 100 MHz.

Each bit can represent on/off for one channel or any other mapping you select. A 4-bit CRC is added for every 64 data bits.

[Figure A-2](#page-175-0) shows the relative timing between the signals.

<span id="page-175-0"></span>



The following sections describe the operation in more detail and are intended to augment the Interlaken specification.

## **TX\_OOBFC**

The TX portion of the OOBFC starts transmitting information as soon as the reset input is deasserted. The clk  $tx$  ref input must be stable and running correctly before the reset input is deasserted.

The health status inputs  $(tx_$  intf status and  $tx$  lane status) are transmitted only when an unhealthy condition exists. An unhealthy condition occurs when tx\_intf\_status is 0, or any bit of tx\_lane\_status is 0. The transmission of the status inputs is alternated with the transmission of the flow control information when an unhealthy status exists.

If the health status inputs ( $tx$  intf status and  $tx$  lane status) are all 1, meaning the interface is healthy, only flow control information is transmitted.

The length of the flow control calendar is programmed through  $tx$  callen minus1. The calendar is transmitted with the value of  $tx_fc[0]$  sent first,  $tx_fc[1]$  sent second,  $tx$   $fc[2]$  sent third and so on.



The tx fc input is latched for transmission in 64-bit groups. The input tx fc [63:0], tx intf status, and tx lane status are latched at the completion of the clock cycle when tx update [0] is asserted; the input tx  $fc[127:64]$  is latched at the completion of the clock cycle when  $tx$  update [1] is asserted; the input tx  $fc[191:128]$  is latched at the completion of the clock when tx update [2] is asserted and so on.

## **RX\_OOBFC**

For correct operation of the RX\_OOBFC to occur, two things are essential:

- The user-side clock,  $c1k$ , must be faster than the receiving clock, RX FC CLK, by at least 33%. For example, if the frequency of RX FC CLK is 100 MHz, then the frequency of clk must be at least 133 MHz.
- The reset input, reset, must be asserted until after several cycles of both input clocks, clk and RX FC CLK.

Reception of flow control information starts as soon as the reset input is deasserted. However, the RX\_OOBFC does not consider itself initialized and does not supply the received information until it has seen several correct transitions on the RX FC SYNC input. During this initialization procedure, the  $rx$   $fc$  output bus is set to XOFF (that is, 0). After the initialization procedure is completed, the RX\_OOBFC supplies status and flow-control information as received through the interface.

The Interlaken Protocol does not require the transmission of status information if the interface is healthy. As a result, RX\_OOBFC assumes the interface is healthy if it receives two back-to-back valid calendars of flow control information. In healthy conditions, the rx intf status and rx lane status outputs are all set to 1.

Additionally, in healthy conditions, the received flow control information is presented on the  $rx$  fc output bus. The first calendar value received is presented on  $rx$  fc [0], the second on  $rx$   $fc[1]$ , the third on  $rx$   $fc[2]$ , and so on. If the received calendar has fewer entries than the total width of  $rx$  fc bus, the "unreceived" bits in  $rx$  fc will be undetermined and must be ignored by the user logic.

Whenever unhealthy status information is received, all the bits of  $rx$   $fc$  are forced to XOFF (that is, 0). When healthy status information is determined,  $rx$   $fc$  is updated to reflect the most recently received values of flow control information.

If a CRC4 error is ever detected during the receipt of a calendar of flow control information or during the receipt of status information, the  $rx$  crcerr output is asserted (set to 1). Whenever  $rx$  crcerr has a value of 1, the  $rx$  fc,  $rx$  intf status, and rx lane status outputs are not updated and should be considered invalid (the Interlaken Protocol requires you to take appropriate action when  $rx$  crcerr is asserted). The rx fc, rx intf status, and rx lane status outputs should be considered valid only when  $rx$  crcerr is negated (that is, 0).



The  $rx\_overflow$  output is an aid to help identify incorrect clock rates. It is asserted (set to 1) when the  $c1k$  input is not fast enough relative to  $RX$   $FC$   $CLK$ .

The RX\_OOBFC accepts any calendar length up to MAX\_CAL. The most recently received calendar length is reported on the output rx callen minus1.

The  $rx$   $fc$  output is updated in groups of 64-bits. When the first group is updated, rx update [0] is asserted. Then the second group of 64-bits is updated, rx update [1] is asserted, and so forth.



## *Appendix B*

# UltraScale to UltraScale+ FPGA Enhancements

The UltraScale+™ Integrated Interlaken IP core is derived from UltraScale™ Integrated Interlaken IP core with a few enhancements and minor modifications, as documented in this appendix.

## **Feature Enhancements in the UltraScale+ Integrated Interlaken IP**

• The maximum rate of the protocol bypass interface (lane logic only) in the UltraScale+ Integrated Interlaken IP is increased to 300Gb/s (12 x 25.78125 Gb/s).

*Note:* The protocol logic of the Integrated Interlaken IP remains the same and has a maximum rate of 150 Gb/s (12 x 12.5 Gb/s or 6 x 25.78125 Gb/s configurations).

- Registers were added on the input for better timing of attributes, TX LBUS, Retransmission, TX/RX bypass and RX SerDes.
- The TX retransmission logic is enhanced to allow up to two stages of pipeline in the fabric on the write path to retransmission block RAM.

## **Modifications**

DRP addresses are different between the architectures. See [Table 3-6](#page-89-0) and [Table 3-7](#page-90-0) for more information on the DRP address maps for the UltraScale and UltraScale+ devices.





## *Appendix C*

# Upgrading

This appendix contains information about upgrading to a more recent version of the IP core.

## **Migrating to the Vivado Design Suite**

This section does not apply to this core.

## **Upgrading in the Vivado Design Suite**

This section provides information about any updates to the user logic or port designations that take place when you upgrade to a more current version of this IP core.

### **Changes from v2.3 to v2.4**

### *Register Changes*

Updated the following registers in [Table 5-7.](#page-154-1)

- Updated STAT\_RX\_DESCRAM\_ERR\_REG address to 0x0224.
- Removed register address 0x0228.
- Updated Reserved register address to 0x0228 0x02AF that was 0x022C 0x02AF.
- Updated Reserved register address to 0x3888 to 0x3E4 that was 0x0388 0x07FF

#### *Registers Added*

Added the following registers to the end of [Table 5-7](#page-154-1).

- STAT\_RX\_FRAMING\_ERR\_LANE0\_LSB: 0x3888
- STAT\_RX\_FRAMING\_ERR\_LANE0\_MSB: 0x038C
- STAT\_RX\_FRAMING\_ERR\_LANE1\_LSB: 0x0390
# **EX XILINX**

- STAT\_RX\_FRAMING\_ERR\_LANE1\_MSB: 0x0394
- STAT\_RX\_FRAMING\_ERR\_LANE2\_LSB: 0x0398
- STAT\_RX\_FRAMING\_ERR\_LANE2\_MSB: 0x039C
- STAT RX FRAMING ERR LANE3 LSB: 0x03A0
- STAT\_RX\_FRAMING\_ERR\_LANE3\_MSB: 0x03A4
- STAT\_RX\_FRAMING\_ERR\_LANE4\_LSB: 0x03A8
- STAT\_RX\_FRAMING\_ERR\_LANE4\_MSB: 0x03AC
- STAT RX FRAMING ERR LANE5 LSB: 0x03B0
- STAT RX FRAMING ERR LANE5 MSB: 0x03B4
- STAT\_RX\_FRAMING\_ERR\_LANE6\_LSB: 0x03B8
- STAT\_RX\_FRAMING\_ERR\_LANE6\_MSB: 0x03BC
- STAT\_RX\_FRAMING\_ERR\_LANE7\_LSB: 0x03C0
- STAT\_RX\_FRAMING\_ERR\_LANE7\_MSB: 0x03C4
- STAT RX FRAMING ERR LANE8 LSB: 0x03C8
- STAT\_RX\_FRAMING\_ERR\_LANE8\_MSB: 0x03CC
- STAT\_RX\_FRAMING\_ERR\_LANE9\_LSB: 0x03D0
- STAT\_RX\_FRAMING\_ERR\_LANE9\_MSB: 0x03D4
- STAT RX FRAMING ERR LANE10 LSB: 0x03D8
- STAT\_RX\_FRAMING\_ERR\_LANE10\_MSB: 0x03DC
- STAT RX FRAMING ERR LANE11 LSB: 0x03E0
- STAT RX FRAMING ERR LANE11 MSB: 0x03E4

#### **Changes from v2.2 to v2.3**

Added VCU118 IP Integrator board support.

#### **Changes from v2.1 to v2.2**

#### <span id="page-180-0"></span>*Port Changes*

Added the gtpowergood out and gt\_refclk\_out ports to [Table 5-3.](#page-112-0)



#### <span id="page-181-0"></span>*Attribute Changes*

- Updated Attribute Encoding and DRP Encoding for CTL\_TX\_LAST\_LANE[3:0] and CTL RX LAST LANE[3:0] in Table 3-6.
- Updated DRP Address, Attribute Encoding and DRP Encoding for CTL\_TX\_LAST\_LANE[3:0] and CTL\_RX\_LAST\_LANE[3:0] in Table 3-7.

#### **Port Changes from v2.0 to v2.1**

Removed tx\_gt\_locked\_led from [Table 5-2](#page-107-0).

#### **Port Changes from v1.10 to v2.0**

Added six new ports to [Table 5-3:](#page-112-0) txdata in, rxdata out, tx clk, rx clk. axi\_gt\_reset\_all, and axi\_gt\_loopback for the **Include GT subcore in example design** option.

#### **Port Changes from v1.9 to v1.10**

The Protocol Bypass (Lane Logic Only) Mode feature is now available in the wizard and thus the ports and attributes related to Protocol Bypass (Lane Logic Only) Mode are added. Also the GT DRP Done port is added.

#### **Port Changes from v1.8 to v1.9**

The retransmission feature is now available in the wizard and thus the ports and attributes on the retransmission interface are no longer reserved.



## *Appendix D*

# Debugging

This appendix includes details about resources available on the Xilinx Support website and debugging tools.

## **Finding Help on Xilinx.com**

To help in the design and debug process when using the integrated IP core for Interlaken, the [Xilinx Support web page](https://www.xilinx.com/support) contains key resources such as product documentation, release notes, answer records, information about known issues, and links for obtaining further product support.

#### **Documentation**

This product guide is the main document associated with the integrated IP core for Interlaken.

Download the Xilinx® Documentation Navigator from the [Downloads page](https://www.xilinx.com/support/download.html). For more information about this tool and the features available, open the online help after installation.

#### **Answer Records**

Answer Records include information about commonly encountered problems, helpful information on how to resolve these problems, and any known issues with a Xilinx product. Answer Records are created and maintained daily ensuring that users have access to the most accurate information available.

Answer Records for this core can be located by using the Search Support box on the main [Xilinx support web page.](https://www.xilinx.com/support) To maximize your search results, use proper keywords such as

- Product name
- Tool message(s)
- Summary of the issue encountered

A filter search is available after results are returned to further target the results.



#### **Master Answer Record for the integrated IP core for Interlaken**

AR: [58697](https://www.xilinx.com/support/answers/58697.htm)

#### **Technical Support**

Xilinx provides technical support in the [Xilinx Support web page](https://www.xilinx.com/support) for this LogiCORE<sup>™</sup> IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support if you do any of the following:

- Implement the solution in devices that are not defined in the documentation.
- Customize the solution beyond that allowed in the product documentation.
- Change any section of the design labeled DO NOT MODIFY.

To contact Xilinx Technical Support, navigate to the [Xilinx Support web page](https://www.xilinx.com/support).

## **Vivado Design Suite Debug Feature**

The Vivado® Design Suite debug feature inserts logic analyzer and virtual I/O cores directly into your design. The debug feature also allows you to set trigger conditions to capture application and integrated block port signals in hardware. Captured signals can then be analyzed. This feature in the Vivado IDE is used for logic debugging and validation of a design running in Xilinx devices.

The Vivado logic analyzer is used with the logic debug IP cores, including:

- ILA 2.0 (and later versions)
- VIO 2.0 (and later versions)

See the *Vivado Design Suite User Guide: Programming and Debugging* (UG908) [\[Ref 13\].](#page-191-0)

# **Simulation Debug**

#### **Slow Simulation**

Simulations might appear to run slowly under some circumstances. If a simulation is unacceptably slow, the following suggestions might improve the run time performance.

- 1. Use a faster computer with more memory.
- 2. Make use of a Platform LSF (Load Sharing Facility) if available in your organization.
- 3. Bypass the Xilinx transceiver (this might require that you create your own test bench)



- 4. Send fewer packets.
- 5. Specify a shorter metaframe length. This should result in a shorter lane alignment phase, at the expense of more overhead. However, when the Interlaken IP core is finally implemented in a system, the metaframe length should follow the specification recommendations. This can be done by setting SIM\_SPEED\_UP, see Simulation Speed Up [in Chapter 4](#page-102-0).

### **Simulation Fails Before Completion**

If the sample simulation fails or hangs before successfully completing, it is possible that a timeout has occurred. Ensure that the simulator timeouts are long enough to accommodate the waiting periods in the simulation, for example, during the lane alignment phase.

### **Simulation Completes But Fails**

In the event that the sample simulation completes with a failure, contact Xilinx technical support. Tests normally complete successfully. Consult the sample simulation log file for the expected behavior.

# **Hardware Debug**

Hardware issues can range from link bring-up to problems seen after hours of testing. This section provides debug steps for common issues. The Hardware Manager is a valuable resource to use in hardware debug. The signal names mentioned in the following individual sections can be probed using the Hardware Manager for debugging the specific problems.

Many of these common issues can also be applied to debugging design simulations, as described in the following sections.

## **General Checks**

Ensure that all the timing constraints for the core were properly incorporated from the example design and that all constraints were met during implementation.

- Does it work in post-place and route timing simulation? If problems are seen in hardware but not in timing simulation, this could indicate a PCB issue. Ensure that all clock sources are active and clean.
- If using MMCMs in the design, ensure that all MMCMs have obtained lock by monitoring the LOCKED port.



## **Interlaken Specific Checks**

Many issues can commonly occur during the first hardware test of an integrated IP core for Interlaken. These should be checked as indicated below.

The usual sequence of debugging is to proceed in the following sequence:

- 1. Clean up signal integrity.
- 2. Ensure that each SerDes achieves CDR lock.
- 3. Check that each lane has achieved word alignment.
- 4. Check that lane alignment has been achieved.
- 5. Proceed to [Interface Debug](#page-187-0) and [Protocol Debug](#page-189-0).

## **Signal Integrity**

When bringing up a board for the first time, if the integrated IP core for Interlaken does not seem to be achieving lane alignment, the most likely problem is related to signal integrity. Signal integrity issues must be addressed before any other debugging can take place.

Even if lane alignment is achieved, if there are periodic CRC32 errors, then signal integrity issues are indicated. Check the stat  $rx$  crc32 err signals to assist with debug.

Signal integrity should be debugged independently from the integrated IP core for Interlaken. The following procedures should be carried out:

- Transceiver Settings
- Checking For Noise
- Bit Error Rate Testing

*Note:* It assumed that the PCB itself has been designed and manufactured in accordance with the required trace impedances and trace lengths.)

If assistance is required for transceiver and signal integrity debugging, contact Xilinx technical support.





#### **Lane Swapping**

Unlike Ethernet, Interlaken requires that TX and RX lanes maintain the correct ordering.



**IMPORTANT:** *Lane alignment can still be achieved even if lanes are swapped.* 

The reason is that the alignment marker is the same for each lane. Furthermore, even with lanes swapped, the CRC32 might be correct provided that signal integrity is good.

Lane swapping is often indicated by a CRC24 error while data is being sent.

## **N/P Swapping**

If the positive and negative signals of a differential pair are swapped, no data will be correctly received on that lane. You should verify that each link has the correct polarity of each differential pair.

### **Clocking and Resets**

See [Clocking](#page-42-0) and [Resets in Chapter 3](#page-43-0) for these requirements.

Ensure that the clock frequencies for both the integrated IP core for Interlaken and the Xilinx transceiver reference clock are set correctly according to the configured mode of the core. Typical frequencies for each Interlaken configuration mode are listed in [Table 3-1](#page-43-1).

The first thing to verify during debugging is to ensure that resets remain asserted until the clock is stable. It must be frequency-stable and free from glitches before the integrated IP core for Interlaken is taken out of reset. This applies to both the SerDes clock and the IP core clock.

If any subsequent instability is detected in a clock, the integrated IP core for Interlaken must be reset. One example of such instability is a loss of CDR lock. The user logic should determine all external conditions which would require a reset, for example, clock glitches, loss of CDR lock, power supply glitches, etc. The GT requires a GTRXRESET after the serial data becomes valid to ensure correct CDR lock to the data. This is required after powering on, resetting or reconnecting the link partner. At the core level to avoid interruption on the TX side of the link, the reset can be triggered using gtwiz reset rx datapath.

Configuration changes cannot be made unless the IP core is reset. An example of a configuration change is a change in BurstMax. Check the description for the particular signal on the port list to determine if this requirement applies to the parameter that is being changed.



# <span id="page-187-1"></span><span id="page-187-0"></span>**Interface Debug**

#### **LBUS Interface**

The integrated IP core for Interlaken user interface is called the segmented LBUS (Local bus). For proper operation of the Interlaken interface, it is important that the segmented LBUS protocol is followed correctly.

*Note:* The segmented LBUS requires the use of the enhanced scheduling algorithm.

#### *TX Debug*

TX debug is assisted by means of several diagnostic signals.

#### *Buffer Errors*

Data must be written to the TX LBUS such that there are no overflow or underflow conditions. LBUS bandwidth must always be greater than the Interlaken bandwidth in order to guarantee that bursts can be sent without interruption.

When writing data to the LBUS, the  $tx\_rdy$ out signal must always be observed. This signal indicates whether the fill level of the TX buffer is within an acceptable range or not. If this signal is ever deasserted, you must stop writing to the TX LBUS until the signal is asserted. Since the TX LBUS has greater bandwidth than the TX Interlaken interface, it is not unusual to see this signal being frequently asserted and this is not a cause for concern.



**IMPORTANT:** *You must ensure that TX writes are stopped when tx\_rdyout is deasserted.*

If  $tx\_rdyout$  is ignored, the signal  $tx\_ovfout$  might be asserted, indicating a buffer overflow. This must not be allowed to occur.



**RECOMMENDED:** *It is recommended that the Interlaken IP core be reset if*  $tx$  *ovfout is ever asserted.* 

Do not attempt to continue debugging after  $tx$  ovfout is asserted until the cause of the overflow has been addressed.

If stat tx underflow err is ever asserted, debugging must stop until the condition which caused the underflow is addressed. This can happen if the core clock is not fast enough to supply the transceiver with data, and you should ensure that the minimum core clock frequency is being observed.





#### *Burst Errors*

The TX must observe the LBUS rules which are required for compliance to the *Interlaken Protocol Definition, Revision 1.2* [\[Ref 1\]](#page-191-1) and the Xilinx Integrated IP core for Interlaken requirements.

If a burst rule violation occurs, the stat\_tx\_burst\_err signal is asserted. You must ensure that the rules governing the scheduling of bursts are observed. In particular, the segmented LBUS protocol should be given careful reading.

One common issue is that you have written data in such a way that more than one Burst Control Word is generated during one clock cycle. Carefully review the segmented LBUS rules. Take care that an SOP or a channel change does not occur in the same cycle as an implied Burst Control Word resulting from BurstMax having been reached.

This can be avoided by implementing the enhanced scheduling algorithm, which uses the tx bctlin<N> signals to force Burst Control Words in such a way as to avoid two in one clock cycle.

In summary, Burst Control Words can be implied or generated by the following cases:

- BurstMax reached (implied)
- EOP/SOP (implied)
- Channel Change (implied)
- bctlin assertion (forced)



**IMPORTANT:** *You must ensure that there is only one Burst Control Word (implied or forced) during a given cycle.*



**RECOMMENDED:** *Xilinx strongly recommends that you implement Enhanced Scheduling, as described in [Enhanced Scheduling, page 62](#page-61-0) and Interlaken Protocol Definition [\[Ref 1\],](#page-191-1) as a means to avoid some of the implied Burst Control Words so that two BCWs in one clock cycle do not occur.*

#### *RX Debug*

The RX User Side interface indicates an error condition using the  $rx$  errout<N> signal.

If  $rx$  ex  $r$  and  $\leq$  is asserted, it usually indicates that the packet being received contains an error. One possible error condition that must be examined carefully is a missing SOP or EOP. In this event, the integrated IP core for Interlaken attempts to recover the data by merging packets and closing them, presenting the data on the RX LBUS with an  $rx$  errout<N> indication. You should ensure that the transmitting device is sending proper SOP and EOP indications.



Ensure that the stat rx overflow err signal is not asserted. If it is asserted, the RX LBUS is not being clocked fast enough to empty the RX buffer. The LBUS must have more bandwidth than the Interlaken interface.

## <span id="page-189-0"></span>**Protocol Debug**

To achieve error-free data transfers with the Iintegrated IP core for Interlaken, the protocol parameters need to be set correctly. This section details some common protocol problems which might occur. It assumed that the number of lanes and the bit rates are matched. It is also assumed that the signal integrity and lane ordering has been verified.

## **Configuration Match**

In order for the Interlaken protocol to function correctly, both devices must have matching Interlaken Protocol parameters. Ensure that the following parameters are the same for each end of the link:

- Metaframe Length
- BurstMax
- **BurstShort**

#### **Performance**

In the event that performance (throughput) does not match expectations, ensure that the LBUS protocol is being properly followed. For greatest efficiency, all bursts should follow the requirements of the enhanced scheduling algorithm. Ensure that all bursts except the last two for a packet are BurstMax.

#### **Diagnostic Signals**

There are many error indicators available to check for protocol violations. Carefully read the description of each one to see if it is useful for a particular debugging issue.

The following is a suggested debug sequence:

- 1. Ensure that Word sync has been achieved.
- 2. Ensure that Lane sync has been achieved.
- 3. Verify that the Metaframe indicators are clean.
- 4. Make sure there are no descrambler state errors.
- 5. Eliminate CRC24 errors, if any.
- 6. Make sure there are no burst errors (BurstMax, BurstShort mismatch).
- 7. Look for SOP and EOP errors and eliminate those, if any occur.



*Appendix E*

# Additional Resources and Legal Notices

## **Xilinx Resources**

For support resources such as Answers, Documentation, Downloads, and Forums, see [Xilinx](https://www.xilinx.com/support)  [Support](https://www.xilinx.com/support).

## **Documentation Navigator and Design Hubs**

Xilinx Documentation Navigator provides access to Xilinx documents, videos, and support resources, which you can filter and search to find information. To open the Xilinx Documentation Navigator (DocNav):

- From the Vivado® IDE, select **Help > Documentation and Tutorials**.
- On Windows, select **Start > All Programs > Xilinx Design Tools > DocNav**.
- At the Linux command prompt, enter docnav.

Xilinx Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In the Xilinx Documentation Navigator, click the **Design Hubs View** tab.
- On the Xilinx website, see the [Design Hubs](https://www.xilinx.com/cgi-bin/docs/ndoc?t=design+hubs) page.

*Note:* For more information on Documentation Navigator, see the [Documentation Navigator](https://www.xilinx.com/cgi-bin/docs/rdoc?t=docnav) page on the Xilinx website.



# **References**

These documents provide supplemental material useful with this product guide:

- <span id="page-191-1"></span>1. *Interlaken Protocol Definitio*n ([Revision 1.2, October 7, 2008\)](http://www.interlakenalliance.com/Interlaken_Protocol_Definition_v1.2.pdf)
- 2. *Interlaken Retransmit extension Protocol Definition,* [Revision 1.2, June 28, 2012](http://www.interlakenalliance.com/Interlaken_Retransmit_Extension_v1.2.pdf)
- 3. Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994)
- 4. Vivado Design Suite User Guide: Logic Simulation (UG900)
- 5. *Virtex UltraScale Architecture Data Sheet: DC and AC Switching Characteristics* ([DS893](https://www.xilinx.com/support/documentation/data_sheets/ds893-virtex-ultrascale-data-sheet.pdf))
- 6. *UltraScale FPGAs Transceiver Wizards* ([PG182](https://www.xilinx.com/cgi-bin/docs/ipdoc?c=gtwizard_ultrascale;v=latest;d=pg182-gtwizard-ultrascale.pdf))
- 7. *UltraScale Architecture GTY Transceivers User Guide* ([UG578](https://www.xilinx.com/support/documentation/user_guides/ug578-ultrascale-gty-transceivers.pdf))
- 8. *Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator* ([UG994](https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug994-vivado-ip-subsystems.pdf))
- 9. *Vivado Design Suite User Guide: Designing with IP* [\(UG896\)](https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug896-vivado-ip.pdf)
- 10. *Vivado Design Suite User Guide: Getting Started* ([UG910\)](https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug910-vivado-getting-started.pdf)
- 11. *Vivado Design Suite User Guide: Logic Simulation* ([UG900](https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug900-vivado-logic-simulation.pdf))
- 12. *Vivado Design Suite User Guide: Using Constraints* ([UG903](https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug903-vivado-using-constraints.pdf))
- <span id="page-191-0"></span>13. *Vivado Design Suite User Guide: Programming and Debugging* ([UG908](https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug908-vivado-programming-debugging.pdf))
- 14. *Vivado Design Suite User Guide: Implementation* ([UG904](https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug904-vivado-implementation.pdf))
- 15. *UltraScale Architecture GTH Transceivers User Guide* [\(UG576\)](https://www.xilinx.com/support/documentation/user_guides/ug576-ultrascale-gth-transceivers.pdf)
- 16. *UltraScale Architecture GTY Transceivers User Guide* ([UG578](https://www.xilinx.com/support/documentation/user_guides/ug578-ultrascale-gty-transceivers.pdf))
- 17. *Virtex UltraScale+ Architecture Data Sheet: DC and AC Switching Characteristics* ([DS923](https://www.xilinx.com/support/documentation/data_sheets/ds923-virtex-ultrascale-plus.pdf))
- 18. Kintex UltraScale Architecture Data Sheet: DC and AC Switching Characteristics ([DS892](https://www.xilinx.com/support/documentation/data_sheets/ds892-kintex-ultrascale-data-sheet.pdf))
- 19. *Kintex UltraScale+ Architecture Data Sheet: DC and AC Switching Characteristics* ([DS922](https://www.xilinx.com/support/documentation/data_sheets/ds923-virtex-ultrascale-plus.pdf))
- 20. *Interlaken 600G LogiCORE IP Product Guide* (PG209). Only available in a lounge.



# **Revision History**

The following table shows the revision history for this document.

























## **Please Read: Important Legal Notices**

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at [https://www.xilinx.com/legal.htm#tos;](https://www.xilinx.com/legal.htm#tos) IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at [https://www.xilinx.com/legal.htm#tos.](https://www.xilinx.com/legal.htm#tos)

#### **AUTOMOTIVE APPLICATIONS DISCLAIMER**

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

© Copyright 2013–2021 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.